JPS58190047A - 樹脂モ−ルド型電子部品の製造方法 - Google Patents
樹脂モ−ルド型電子部品の製造方法Info
- Publication number
- JPS58190047A JPS58190047A JP57073550A JP7355082A JPS58190047A JP S58190047 A JPS58190047 A JP S58190047A JP 57073550 A JP57073550 A JP 57073550A JP 7355082 A JP7355082 A JP 7355082A JP S58190047 A JPS58190047 A JP S58190047A
- Authority
- JP
- Japan
- Prior art keywords
- jig
- resin
- electrode
- electronic parts
- electronic component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B29—WORKING OF PLASTICS; WORKING OF SUBSTANCES IN A PLASTIC STATE IN GENERAL
- B29C—SHAPING OR JOINING OF PLASTICS; SHAPING OF MATERIAL IN A PLASTIC STATE, NOT OTHERWISE PROVIDED FOR; AFTER-TREATMENT OF THE SHAPED PRODUCTS, e.g. REPAIRING
- B29C45/00—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor
- B29C45/14—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor incorporating preformed parts or layers, e.g. injection moulding around inserts or for coating articles
- B29C45/14639—Injection moulding, i.e. forcing the required volume of moulding material through a nozzle into a closed mould; Apparatus therefor incorporating preformed parts or layers, e.g. injection moulding around inserts or for coating articles for obtaining an insulating effect, e.g. for electrical components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Mechanical Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57073550A JPS58190047A (ja) | 1982-04-30 | 1982-04-30 | 樹脂モ−ルド型電子部品の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57073550A JPS58190047A (ja) | 1982-04-30 | 1982-04-30 | 樹脂モ−ルド型電子部品の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58190047A true JPS58190047A (ja) | 1983-11-05 |
| JPH0230578B2 JPH0230578B2 (enExample) | 1990-07-06 |
Family
ID=13521451
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57073550A Granted JPS58190047A (ja) | 1982-04-30 | 1982-04-30 | 樹脂モ−ルド型電子部品の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58190047A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5049526A (en) * | 1989-06-07 | 1991-09-17 | Motorola, Inc. | Method for fabricating semiconductor device including package |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0545333U (ja) * | 1991-11-21 | 1993-06-18 | エヌオーケー株式会社 | オイルシール |
-
1982
- 1982-04-30 JP JP57073550A patent/JPS58190047A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5049526A (en) * | 1989-06-07 | 1991-09-17 | Motorola, Inc. | Method for fabricating semiconductor device including package |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0230578B2 (enExample) | 1990-07-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5139973A (en) | Method for making a semiconductor package with the distance between a lead frame die pad and heat spreader determined by the thickness of an intermediary insulating sheet | |
| US5091341A (en) | Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member | |
| CN111587486B (zh) | 半导体装置以及半导体装置的制造方法 | |
| US5152057A (en) | Molded integrated circuit package | |
| CN102119333B (zh) | 具有装入传感器壳体中的芯片组件的电子传感器或传感器装置、尤其是加速度传感器 | |
| US5445995A (en) | Method for manufacturing plastic-encapsulated semiconductor devices with exposed metal heat sink | |
| JP2560909Y2 (ja) | 複合半導体装置 | |
| JPS58190047A (ja) | 樹脂モ−ルド型電子部品の製造方法 | |
| US5778520A (en) | Method of making an assembly package in an air tight cavity and a product made by the method | |
| JP2001308241A (ja) | 樹脂封止形リードフレーム組立体 | |
| JPH1075040A (ja) | 樹脂被覆回路基板の製造方法 | |
| JP2514818B2 (ja) | 集積回路基板の樹脂封止方法 | |
| JP3380464B2 (ja) | リードフレームおよびそれを用いた半導体装置ならびに半導体装置の製造方法 | |
| JPH0213462B2 (enExample) | ||
| US7000317B1 (en) | Method for manufacturing electrical connectors for enhancing coplanarity | |
| JPS59143334A (ja) | 半導体装置の製造方法 | |
| JPH10242344A (ja) | 電力用半導体装置 | |
| JP2759523B2 (ja) | 半導体装置の製造方法 | |
| KR960003854B1 (ko) | 반도체 장치 제조방법 | |
| JP2684446B2 (ja) | プリント回路基板の射出成形方法および装置 | |
| JPH0628218B2 (ja) | 表面実装用金属端子および素子の合成樹脂インサート成型方法並びに成型装置 | |
| KR20050019665A (ko) | 반도체 패키지 조립 공정용 몰딩 금형 | |
| JP2917556B2 (ja) | 絶縁物封止型電子部品の製造方法 | |
| JPH0625959Y2 (ja) | 半導体装置 | |
| KR100247160B1 (ko) | 금속분말사출성형소결체를 응용한 패키지 및 그 가공방법 |