JPS58179623U - Buzz removal device - Google Patents
Buzz removal deviceInfo
- Publication number
- JPS58179623U JPS58179623U JP7656782U JP7656782U JPS58179623U JP S58179623 U JPS58179623 U JP S58179623U JP 7656782 U JP7656782 U JP 7656782U JP 7656782 U JP7656782 U JP 7656782U JP S58179623 U JPS58179623 U JP S58179623U
- Authority
- JP
- Japan
- Prior art keywords
- removal device
- buzz
- video
- drop
- buzz removal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Television Signal Processing For Recording (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は、本考案実施例の回路図、第２図は、本考案実
施例の回路の、各部分の信号を示すタイム拳チャートで
ある。
７・・・ドロップ・アウト・パルスの入力端子、９・・
・入力映像信号減衰回路のトランジスタ、１０゜１１・
・・入力映像信号分割抵抗、１３・・・映像信号入力端
子、１８・・・出力端子。FIG. 1 is a circuit diagram of the embodiment of the present invention, and FIG. 2 is a time chart showing signals of each part of the circuit of the embodiment of the present invention. 7...Drop out pulse input terminal, 9...
・Transistor of input video signal attenuation circuit, 10° 11・
...Input video signal dividing resistor, 13...Video signal input terminal, 18...Output terminal.
Claims (1)
に同期したドロパップ・アウー゛ト・パルス信号により
映像入力信号を所定の比率で減衰させる回路を有するこ
とを特徴とするバズ除去装置。′A buzz removal device comprising a circuit that attenuates a video input signal at a predetermined ratio by a drop-up output pulse signal synchronized with a drop-out period of the video signal in a video amplification circuit. ′
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7656782U JPS58179623U (en) | 1982-05-24 | 1982-05-24 | Buzz removal device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7656782U JPS58179623U (en) | 1982-05-24 | 1982-05-24 | Buzz removal device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58179623U true JPS58179623U (en) | 1983-12-01 |
| JPH0142858Y2 JPH0142858Y2 (en) | 1989-12-13 |
Family
ID=30085878
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7656782U Granted JPS58179623U (en) | 1982-05-24 | 1982-05-24 | Buzz removal device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58179623U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5396817U (en) * | 1977-01-10 | 1978-08-07 |
-
1982
- 1982-05-24 JP JP7656782U patent/JPS58179623U/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5396817U (en) * | 1977-01-10 | 1978-08-07 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0142858Y2 (en) | 1989-12-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58179623U (en) | Buzz removal device | |
| JPS59101565U (en) | Processing device for video signals including text information signals | |
| JPS59178698U (en) | speaker verification device | |
| JPS5810092U (en) | Alarm circuit with clock day designation function | |
| JPS59153588U (en) | Muting circuit of monitor receiver | |
| JPS58149829U (en) | Counter circuit with time limit | |
| JPS599642U (en) | timer circuit | |
| JPS58155621U (en) | magnetic recording and reproducing device | |
| JPS58109792U (en) | audio signal delay device | |
| JPS6026673U (en) | Disc playback device pause time limit device | |
| JPS5946073U (en) | RF modulator | |
| JPS59134972U (en) | signal transmission circuit | |
| JPS59137641U (en) | Drive pulse generation circuit | |
| JPS5879278U (en) | Data recording and playback device | |
| JPS5912087U (en) | Electronic time signal clock with arbitrary alarm settings | |
| JPS5992868U (en) | digital integrated circuit | |
| JPS5978735U (en) | Signal abnormality detection circuit | |
| JPS5996610U (en) | Bus abnormality detection circuit | |
| JPS5885867U (en) | automatic display output device | |
| JPS58150142U (en) | timer device | |
| JPS6121029U (en) | tape recorder | |
| JPS5981171U (en) | alarm control device | |
| JPS6123769U (en) | Synchronous separation circuit | |
| JPS586438U (en) | time device | |
| JPS6119893U (en) | signal detection circuit |