JPS599642U - timer circuit - Google Patents
timer circuitInfo
- Publication number
- JPS599642U JPS599642U JP10420682U JP10420682U JPS599642U JP S599642 U JPS599642 U JP S599642U JP 10420682 U JP10420682 U JP 10420682U JP 10420682 U JP10420682 U JP 10420682U JP S599642 U JPS599642 U JP S599642U
- Authority
- JP
- Japan
- Prior art keywords
- timer circuit
- circuit
- gate circuit
- input terminal
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electronic Switches (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来のタイマ回路を示す図である。第２図は第
１図の各部の波形図である。第３図は、この考案の一実
施例を示す図である。第４図は第３図の各部の波形図で
ある。
図において、１．１０はスイッチ、２，４゜１１．１３
は抵抗、３．１２はコンデンサ、２２はＯＲゲートを示
す。FIG. 1 is a diagram showing a conventional timer circuit. FIG. 2 is a waveform diagram of each part of FIG. 1. FIG. 3 is a diagram showing an embodiment of this invention. FIG. 4 is a waveform diagram of each part of FIG. 3. In the figure, 1.10 is a switch, 2,4°11.13
is a resistor, 3.12 is a capacitor, and 22 is an OR gate.
Claims (1)
サと抵抗とを含む時定数回路、および前記ゲート回路の
各入力端子に指令信号を与える手段備えた、タイマ回路
。[Claims for Utility Model Registration] A gate circuit having a plurality of input terminals, a time constant circuit including a capacitor and a resistor connected to each input terminal of the gate circuit, and a command signal to each input terminal of the gate circuit. A timer circuit with a means to give
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10420682U JPS599642U (en) | 1982-07-07 | 1982-07-07 | timer circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10420682U JPS599642U (en) | 1982-07-07 | 1982-07-07 | timer circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS599642U true JPS599642U (en) | 1984-01-21 |
Family
ID=30244779
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10420682U Pending JPS599642U (en) | 1982-07-07 | 1982-07-07 | timer circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS599642U (en) |
-
1982
- 1982-07-07 JP JP10420682U patent/JPS599642U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS599642U (en) | timer circuit | |
| JPS59114789U (en) | switched capacitor transformer | |
| JPS597547U (en) | Relay drive circuit | |
| JPS59126547U (en) | Signal superimposition transmission device | |
| JPS60190392U (en) | electric toy with alarm clock | |
| JPS5811330U (en) | Waveform shaping circuit | |
| JPS60132022U (en) | Signal level change circuit | |
| JPS5961452U (en) | Relay drive circuit | |
| JPS5868723U (en) | Frequency characteristic circuit | |
| JPS5952731U (en) | Frequency multiplier circuit | |
| JPS5886687U (en) | display device | |
| JPS58101232U (en) | microcomputer | |
| JPS5946033U (en) | analog switch circuit | |
| JPS60192516U (en) | Electronics | |
| JPS5927632U (en) | A/D converter | |
| JPS6090483U (en) | CRT display device | |
| JPS611932U (en) | Frequency divider circuit | |
| JPS5826145U (en) | Relay drive circuit | |
| JPS60188389U (en) | load device | |
| JPS583633U (en) | Channel selection device | |
| JPS60116526U (en) | Digital device reset circuit | |
| JPS60188388U (en) | load device | |
| JPS5961454U (en) | timer control circuit | |
| JPS5963538U (en) | holding circuit | |
| JPS60169960U (en) | Clock signal extraction circuit |