JPS58169248A - 入力条件セレクタ付プログラムカウンタ制御方式 - Google Patents

入力条件セレクタ付プログラムカウンタ制御方式

Info

Publication number
JPS58169248A
JPS58169248A JP57052093A JP5209382A JPS58169248A JP S58169248 A JPS58169248 A JP S58169248A JP 57052093 A JP57052093 A JP 57052093A JP 5209382 A JP5209382 A JP 5209382A JP S58169248 A JPS58169248 A JP S58169248A
Authority
JP
Japan
Prior art keywords
program counter
output
selector
input
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57052093A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6156812B2 (enrdf_load_stackoverflow
Inventor
Yutaka Moriyama
裕 盛山
Akira Miyasaka
昭 宮坂
Tatsuki Hayashi
林　達城
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57052093A priority Critical patent/JPS58169248A/ja
Publication of JPS58169248A publication Critical patent/JPS58169248A/ja
Publication of JPS6156812B2 publication Critical patent/JPS6156812B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30094—Condition code generation, e.g. Carry, Zero flag

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Bus Control (AREA)
JP57052093A 1982-03-30 1982-03-30 入力条件セレクタ付プログラムカウンタ制御方式 Granted JPS58169248A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57052093A JPS58169248A (ja) 1982-03-30 1982-03-30 入力条件セレクタ付プログラムカウンタ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57052093A JPS58169248A (ja) 1982-03-30 1982-03-30 入力条件セレクタ付プログラムカウンタ制御方式

Publications (2)

Publication Number Publication Date
JPS58169248A true JPS58169248A (ja) 1983-10-05
JPS6156812B2 JPS6156812B2 (enrdf_load_stackoverflow) 1986-12-04

Family

ID=12905215

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57052093A Granted JPS58169248A (ja) 1982-03-30 1982-03-30 入力条件セレクタ付プログラムカウンタ制御方式

Country Status (1)

Country Link
JP (1) JPS58169248A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6111872A (ja) * 1984-05-31 1986-01-20 Fujitsu Ltd 半導体集積回路
JPS6191752A (ja) * 1984-10-11 1986-05-09 Nec Corp マイクロコンピユ−タ
JPS62103749A (ja) * 1985-07-05 1987-05-14 Nec Corp Ｄｍａコントロ−ラ

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6111872A (ja) * 1984-05-31 1986-01-20 Fujitsu Ltd 半導体集積回路
JPS6191752A (ja) * 1984-10-11 1986-05-09 Nec Corp マイクロコンピユ−タ
JPS62103749A (ja) * 1985-07-05 1987-05-14 Nec Corp Ｄｍａコントロ−ラ

Also Published As

Publication number Publication date
JPS6156812B2 (enrdf_load_stackoverflow) 1986-12-04

Similar Documents

Publication Publication Date Title
US4225934A (en) Multifunctional arithmetic and logic unit in semiconductor integrated circuit
JPH0545985B2 (enrdf_load_stackoverflow)
US4845660A (en) Processor for signal processing and hierarchical multiprocessing structure including at least one such processor
US4807185A (en) Stack pointer control circuit
US4503511A (en) Computing system with multifunctional arithmetic logic unit in single integrated circuit
JPS58169248A (ja) 入力条件セレクタ付プログラムカウンタ制御方式
EP0240606A2 (en) Pipe-line processing system and microprocessor using the system
KR900005547B1 (ko) 시퀀스 콘트로울러
EP0613091B1 (en) Parallel data transfer circuit
US5053954A (en) Microprogram process for single cycle jump instruction execution
JPH0612107A (ja) シーケンス演算プロセッサおよびシーケンス演算処理装置
US7076641B2 (en) Programmable controller
JPS5860355A (ja) 情報処理装置
JPH0728644A (ja) データ処理装置
JPH0194437A (ja) 情報処理装置
JPS6134168B2 (enrdf_load_stackoverflow)
JP2693598B2 (ja) ディジタルシグナルプロセッサのプログラム実行制御装置
JP3117214B2 (ja) シーケンサのマイクロプログラム制御方式
JPH052481A (ja) 演算制御回路
GB1569867A (en) Data processing systems
JPS62209650A (ja) メモリアクセスシステム
JPS5897730A (ja) デ−タ処理装置
JPS6227830A (ja) 割込み制御方式
JPS63173143A (ja) メモリインタフエ−ス回路
JPH02178837A (ja) マイクロプログラムの調速方式