JPS58168264A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS58168264A
JPS58168264A JP5010182A JP5010182A JPS58168264A JP S58168264 A JPS58168264 A JP S58168264A JP 5010182 A JP5010182 A JP 5010182A JP 5010182 A JP5010182 A JP 5010182A JP S58168264 A JPS58168264 A JP S58168264A
Authority
JP
Japan
Prior art keywords
film
oxidized
oxide film
silicon film
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5010182A
Other languages
Japanese (ja)
Inventor
Tadashi Kirisako
桐迫 正
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5010182A priority Critical patent/JPS58168264A/en
Publication of JPS58168264A publication Critical patent/JPS58168264A/en
Pending legal-status Critical Current

Links

Landscapes

  • Local Oxidation Of Silicon (AREA)
  • Element Separation (AREA)

Abstract

PURPOSE:To increase the integration of a semiconductor device by selectively oxidizing the exposed part of a semiconductor substrate to form an oxidized film, then etching part of the film to remain in a thin laminar state, then forming an anti-oxidative film on the surface of the exposed substrate, thereafter again oxidizng to form an oxidized film of the prescribed pattern and thickness, thereby reducing the width of a bird beak. CONSTITUTION:A nitrided silicon film 14 is formed on a silicon substrate 12, which is selecteively oxidized to form an oxidized silicon film 16a, the film 16a is etched under control, thereby allowing a thin oxidized silicon film 16c to remain on the bottom of a groove. Accordingly, when it is treated in an ammonia atmosphere, a nitrided silicon film 18 is formed only the part which is contacted with the original bird beak. Subsequently, when it is oxidized to form an oxidized silicon film 16d, the lateral starting point of the oxidation is beforehand by approx. 0.5(mum) from that in the conventional technique. In this manner, the width of the eventual bird beak is reduced by approx. 0.5(mum) than that of the conventional technique.

Description

【発明の詳細な説明】 (1)  発明の技術分野 本発明は半導体装置の製造方法、%に半導体基板又は層
の選択酸化方法に係る。
DETAILED DESCRIPTION OF THE INVENTION (1) Technical Field of the Invention The present invention relates to a method for manufacturing a semiconductor device, particularly a method for selectively oxidizing a semiconductor substrate or layer.

(2)従来技術と間勉点 選択酸化とは窒化シリコン等の膜が酸素を通さないとい
う性質を利用して、シリコン岬の半導体基板又は層の表
面の必要な部分だけを選択的に酸化する方法である。1
111図は従来の選択酸化方法を説明するための図であ
る。通常、シリコン基板2上に窒化シリコン膜4を形成
し、バターニングして、基板表面を選択的に酸化し酸化
膜6を形成する0この場合、酸化は深さ方向のみならず
横いくらか入り込みいわゆるバーズ・ピーク(bird
’sb@ak) 6mを生ずる。かかるバーズ・ピーク
6aの幅は一般的には酸化膜の厚さの約半分であり、1
 〔ayx)の厚さの酸化膜を形成すると幅約0.5(
μ割のバーズ・ピークができる。
(2) Prior art and selective oxidation Selective oxidation utilizes the property that silicon nitride and other films do not allow oxygen to pass through, and selectively oxidizes only the necessary portions of the surface of the semiconductor substrate or layer on the silicon cape. It's a method. 1
FIG. 111 is a diagram for explaining a conventional selective oxidation method. Usually, a silicon nitride film 4 is formed on a silicon substrate 2 and then buttered to selectively oxidize the surface of the substrate to form an oxide film 6. In this case, oxidation not only occurs in the depth direction but also penetrates into the lateral direction to some extent, so-called bird's peak
'sb@ak) produces 6m. The width of such bird's peak 6a is generally about half the thickness of the oxide film, and 1
When an oxide film with a thickness of [ayx] is formed, the width is about 0.5 (
A bird's peak of μ is created.

しかし、シリコンの酸化は体積膨張を伴うので、選択酸
化された部分がシ、リコン基板と段差を生ずることを防
止するために、通常は、一度形成した酸化膜を全部除去
しく第1図(ロ)参照)、それから露出したシリコンの
再酸化を行ない酸化膜6′を形成する。しかし、そうす
ると、横方向への酸化の進行は更に増大し、こうした二
度の酸化による厚さ1〔μ講〕の酸化膜におけるバーズ
・ピーク6′は約0.5〜1(#IIL〕にも達する。
However, since oxidation of silicon is accompanied by volumetric expansion, in order to prevent the selectively oxidized portion from forming a level difference with the silicon substrate, the oxide film that has been formed is usually removed completely. ), the exposed silicon is then reoxidized to form an oxide film 6'. However, in this case, the progress of oxidation in the lateral direction further increases, and the bird's peak 6' in an oxide film with a thickness of 1 μm due to this double oxidation becomes approximately 0.5 to 1 (#IIL). also reach.

このようなバーズ・ピークの存在が半導体装置の高集積
化を困難にする原因の一つになっている。
The presence of such bird's peaks is one of the reasons why it is difficult to achieve high integration of semiconductor devices.

(3)発明の目的 本発明は、以上の如き従来技術に艦み、選択酸化におけ
るバーズ・ピークの幅を減少し、高集積度の半導体装置
の製造に有益な方法を提供することにある。
(3) Purpose of the Invention The present invention builds on the above-mentioned conventional techniques and provides a method that reduces the width of the bird's peak in selective oxidation and is useful for manufacturing highly integrated semiconductor devices.

(4)発明の構成  、 そして、本発明は上記目的を達成するために、半導体基
板上に耐酸化性膜を選択的に形成し、次いで該半導体基
板の露出部分を選択的に酸化して酸化膜を形成し、次い
で前記酸化膜の一部が前記半導体基板上に薄層状に残る
ように該酸化膜をエツチングし、次いで該エツチングに
より露出した前記半導体基板表面に耐酸化性膜を形成し
、しかる後再び酸化処理を行なうことによって所定のパ
ターン及び厚さの酸化膜を形成することを含む半導体装
置の製造方法を提供する。
(4) Structure of the invention In order to achieve the above object, the present invention selectively forms an oxidation-resistant film on a semiconductor substrate, and then selectively oxidizes the exposed portion of the semiconductor substrate. forming a film, then etching the oxide film so that a part of the oxide film remains in a thin layer on the semiconductor substrate, and then forming an oxidation-resistant film on the surface of the semiconductor substrate exposed by the etching, A method of manufacturing a semiconductor device is provided, which includes forming an oxide film with a predetermined pattern and thickness by subsequently performing oxidation treatment again.

以下本発明の実施例を用いて詳述する。The present invention will be explained in detail below using examples.

第2図は本発明の詳細な説明するための図である。シリ
コン基板12上に窒化シリコン膜14を約1500(A
)の厚さに形成し、パターニングした後、約1000〜
1100(C)の酸化雰囲気でシリコン基板2を選択的
に酸化する(第2図(イ)参照)。酸化シリコン膜16
mの厚さは約1(μ隅〕であり、片側バーズ・ピークの
幅は約0.5〔μ罵〕である。次いで、フッ酸系のエツ
チング液を用いて酸化シリコン膜16aをコントロール
エツチングし、約1000 (A)の薄い酸化シリコン
膜16cを(第2図(ロ)参照)エツチングにょ多形成
される溝の底部に残す。このエツチングによって、シリ
コン基板2の酸化シリコン膜16aで後われていた部分
のうち、バーズ・ピークに接していた溝の肩の部、分だ
けが外部に露出し、溝の平坦な底の部分は酸化膜で覆わ
れたま′を残る(第2図(ロ)参照)0 従って、ここで約1100(C)のアンモニア雰囲気で
処理するとシリコン基板2のうち外部へ露出した溝の肩
部、即ちもとのバーズ・ピークに接していた部分だけに
窒化レリ出ン膜18が形成される(第2図(・・)参照
)。iの窒化シリーン膜1Bは酸素を阻止できhば十分
であるから薄くて足りるため、約50(A)の淳さとす
る。 こうして、もとのバーズ・ピークと接していた部
分、即ち幅約0’、 5 (a+m)の部分に窒化シリ
・・膜18が形成されたことによって、この後に実施す
る再酸化の横方向の出発点が従来技術における再酸化の
場合よりも0,5〔μm〕程度もとの位置の方へ引き戻
されたことKなる。    □ この後、溝の底部に残っている酸化シリコン膜16gを
任意に除去して又は除去せずに、再び約1000〜11
00〔℃〕の酸化雰囲気中で酸化処理して約1〔μ罵〕
の厚さの酸化シリコン膜16dを形成した。こう−して
得られた酸化シリコン膜16dのバーズ・ピークは片側
約0.5Cμ罵〕の幅を有しているが、前述のように酸
化の横方向の出発点が従来技術におけるよりも約0.5
(gm)手前であるだめに、最終的なバーズ・ピークの
幅が従来技術のそれよりも約0.5(slB)小さくな
る(第2図に)参照)。
FIG. 2 is a diagram for explaining the present invention in detail. A silicon nitride film 14 is deposited on the silicon substrate 12 at a thickness of about 1500 (A
), and after patterning, approximately 1000 ~
The silicon substrate 2 is selectively oxidized in an oxidizing atmosphere of 1100C (see FIG. 2(a)). Silicon oxide film 16
The thickness of the silicon oxide film 16a is approximately 1 (μ corner), and the width of the bird peak on one side is approximately 0.5 μ.Next, the silicon oxide film 16a is subjected to controlled etching using a hydrofluoric acid-based etching solution. Then, a thin silicon oxide film 16c of about 1000 Å (see FIG. 2 (b)) is left at the bottom of the groove formed by etching. Of the parts that had previously been covered, only the shoulder part of the groove that was in contact with Bird's Peak is exposed to the outside, and the flat bottom part of the groove remains covered with an oxide film (see Figure 2). ) 0 Therefore, if the treatment is performed in an ammonia atmosphere of approximately 1100 (C), nitride sludge will be produced only on the shoulders of the grooves exposed to the outside of the silicon substrate 2, that is, the portions that were in contact with the original bird's peaks. A silicon nitride film 18 is formed (see FIG. 2).The silicon nitride film 1B of i needs to be thin enough as long as it can block oxygen, so it is set to be about 50 (A) thick. In this way, the silicon nitride film 18 is formed in the part that was in contact with the original bird's peak, that is, the part with a width of about 0', 5 (a+m), which makes it difficult to maintain the lateral direction of the reoxidation that will be performed later. This means that the starting point was pulled back to its original position by about 0.5 [μm] compared to the case of reoxidation in the prior art. □ After this, the silicon oxide film 16g remaining at the bottom of the groove was arbitrarily removed. again about 1000 to 11 with or without removal.
It is oxidized in an oxidizing atmosphere at 00 [℃] to about 1 [μ expletive].
A silicon oxide film 16d having a thickness of . The bird's peak of the silicon oxide film 16d thus obtained has a width of about 0.5 Cμ on one side, but as mentioned above, the lateral starting point of oxidation is about 0.5
(gm), the width of the final bird's peak is about 0.5 (slB) smaller than that of the prior art (see FIG. 2)).

その後、窒化シリコン膜4.8を除去し、通常の手法で
素子形成を行なう。
Thereafter, the silicon nitride film 4.8 is removed and elements are formed using a conventional method.

なお、酸化シリプンl[16dを形成する前に、溝に残
らている酸化シリコン膜16”cを除去するか杏かは、
本発明の本簀と何ら関りのないものであるが、酸化シリ
コン膜16dを形成する条件を整えるために除去するこ
とができる。
It should be noted that before forming the silicon oxide film 16d, whether or not the silicon oxide film 16''c remaining in the groove is removed is determined.
Although this has nothing to do with the main aspect of the present invention, it can be removed in order to prepare the conditions for forming the silicon oxide film 16d.

(6)  発明の効果 以上の説明から明らかなように、従来技術と陶じ窒化膜
や酸化の条件で本発明を実施する限り、本発明に依れば
、選択酸化におけるバーズ・ピークの幅をよシ小さくす
ることが可能であり、従って半導体装置の集積−を増大
することができる。
(6) Effects of the Invention As is clear from the above explanation, as long as the present invention is carried out under the same nitride film and oxidation conditions as in the prior art, the width of the bird's peak in selective oxidation can be reduced according to the present invention. It is possible to make the device much smaller, and therefore the integration of the semiconductor device can be increased.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来技術の選択酸化工程を説明するための工程
順め半導体装置の部分断面図、第2図は本発明の詳細な
説明するための工程順の牛導体装置の部分断面図である
。 2,12・・・半導体基板(シリコン)、特許出願人 富士通株式会社 特許出願代理人 弁理士青水 朗 弁理士西舘和之 弁理士 内 1)室 男 弁理士 山 口 昭 之 第1図 (イ) 第2図 (イ)
FIG. 1 is a partial cross-sectional view of a semiconductor device in process order for explaining the selective oxidation process of the prior art, and FIG. 2 is a partial cross-sectional view of a conductor device in process order for explaining the present invention in detail. . 2,12...Semiconductor substrate (silicon), patent applicant: Fujitsu Limited Patent agent: Akira Aomi, patent attorney: Kazuyuki Nishidate, patent attorney: 1) Office: Male patent attorney: Akira Yamaguchi, Figure 1 (a) Figure 2 (a)

Claims (1)

【特許請求の範囲】[Claims] 1、半導体基板上に耐酸化性膜を選択的に形成し、次い
で該半導体基板の露出部分な澤択的に酸化して酸化膜を
形成し、次いで前記酸化膜の一部が前記半導体基板上に
薄層状に・鵠るよ−うに該酸化膜をエツチングし、次い
で該エツチングにより露出した前記半導体基板表面に耐
酸化性膜を形成し、しかる彼再び酸化処理を行なうこと
Kよって所定のパターン及び厚さの酸化膜を形成するこ
とを含むことを%黴とする半導体装置の製造方法0
1. Selectively form an oxidation-resistant film on a semiconductor substrate, then selectively oxidize the exposed portion of the semiconductor substrate to form an oxide film, and then a part of the oxide film is formed on the semiconductor substrate. The oxide film is etched in a thin layer, and then an oxidation-resistant film is formed on the surface of the semiconductor substrate exposed by the etching, and then oxidation treatment is performed again. Method for manufacturing a semiconductor device including forming a thick oxide film
JP5010182A 1982-03-30 1982-03-30 Manufacture of semiconductor device Pending JPS58168264A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5010182A JPS58168264A (en) 1982-03-30 1982-03-30 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5010182A JPS58168264A (en) 1982-03-30 1982-03-30 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS58168264A true JPS58168264A (en) 1983-10-04

Family

ID=12849679

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5010182A Pending JPS58168264A (en) 1982-03-30 1982-03-30 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS58168264A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60257538A (en) * 1984-05-29 1985-12-19 エヌ・ベー・フイリツプス・フルーイランペンフアブリケン Method of producing semiconductor device having silicon unitlocally provided with buried oxide layer
US4952525A (en) * 1987-03-06 1990-08-28 U.S. Philips Corporation Method of manufacturing a semiconductor device in which a silicon wafer is locally provided with field oxide regions
US4983537A (en) * 1986-12-29 1991-01-08 General Electric Company Method of making a buried oxide field isolation structure
JPH04105346A (en) * 1990-08-23 1992-04-07 Mitsubishi Electric Corp Manufacture of semiconductor device
US5118641A (en) * 1990-09-13 1992-06-02 Micron Technology, Inc. Methods for reducing encroachment of the field oxide into the active area on a silicon integrated circuit
US5696022A (en) * 1993-12-29 1997-12-09 Hyundai Electronics Industries Co., Ltd. Method for forming field oxide isolation film
US6245147B1 (en) 1997-12-16 2001-06-12 Fujitsu Limited Thermal processing jig for use in manufacturing semiconductor devices and method of manufacturing the same

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60257538A (en) * 1984-05-29 1985-12-19 エヌ・ベー・フイリツプス・フルーイランペンフアブリケン Method of producing semiconductor device having silicon unitlocally provided with buried oxide layer
US4983537A (en) * 1986-12-29 1991-01-08 General Electric Company Method of making a buried oxide field isolation structure
US4952525A (en) * 1987-03-06 1990-08-28 U.S. Philips Corporation Method of manufacturing a semiconductor device in which a silicon wafer is locally provided with field oxide regions
JPH04105346A (en) * 1990-08-23 1992-04-07 Mitsubishi Electric Corp Manufacture of semiconductor device
US5118641A (en) * 1990-09-13 1992-06-02 Micron Technology, Inc. Methods for reducing encroachment of the field oxide into the active area on a silicon integrated circuit
US5696022A (en) * 1993-12-29 1997-12-09 Hyundai Electronics Industries Co., Ltd. Method for forming field oxide isolation film
US6245147B1 (en) 1997-12-16 2001-06-12 Fujitsu Limited Thermal processing jig for use in manufacturing semiconductor devices and method of manufacturing the same

Similar Documents

Publication Publication Date Title
JPH07118504B2 (en) Semiconductor device manufacturing method
JPS58168264A (en) Manufacture of semiconductor device
JPH03145730A (en) Manufacture of ic semiconductor device
JPS5874051A (en) Method of forming integrated circuit
JPS60136319A (en) Method of producing semiconductor structure
JPS6422051A (en) Manufacture of semiconductor device
GB2302758A (en) Semiconductor device and method of manufacture
JP3436315B2 (en) Method of manufacturing MONOS type semiconductor nonvolatile memory device and method of manufacturing semiconductor device
JPH10150034A (en) Method for forming field oxide film of semiconductor device
JPS60133739A (en) Manufacture of semiconductor device
JPS63204746A (en) Manufacture of semiconductor device
JPH06163528A (en) Fabrication of semiconductor device
JPS62145833A (en) Manufacture of semiconductor device
JPS6119176A (en) Manufacture of semiconductor device
JPS6231492B2 (en)
JPS6279625A (en) Manufacture of semiconductor device
JPS60128635A (en) Forming process of element isolation region
JPH1167752A (en) Manufacture of semiconductor device
JPH11176925A (en) Manufacture of semiconductor device
JPH01117345A (en) Manufacture of semiconductor device
JPH0148652B2 (en)
JPH02309639A (en) Manufacture of semiconductor device
JPH01173632A (en) Manufacture of semiconductor device
JPH0416020B2 (en)
JPS5837937A (en) Manufacture of semiconductor device