JPS58155436A - 複合計算機システムの共通バス制御方式 - Google Patents

複合計算機システムの共通バス制御方式

Info

Publication number
JPS58155436A
JPS58155436A JP2950583A JP2950583A JPS58155436A JP S58155436 A JPS58155436 A JP S58155436A JP 2950583 A JP2950583 A JP 2950583A JP 2950583 A JP2950583 A JP 2950583A JP S58155436 A JPS58155436 A JP S58155436A
Authority
JP
Japan
Prior art keywords
bus
module
line
priority
status
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2950583A
Other languages
English (en)
Japanese (ja)
Other versions
JPS635788B2 (enExample
Inventor
Minoru Hatada
畑田　稔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2950583A priority Critical patent/JPS58155436A/ja
Publication of JPS58155436A publication Critical patent/JPS58155436A/ja
Publication of JPS635788B2 publication Critical patent/JPS635788B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/374—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a self-select method with individual priority code comparator

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
JP2950583A 1983-02-25 1983-02-25 複合計算機システムの共通バス制御方式 Granted JPS58155436A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2950583A JPS58155436A (ja) 1983-02-25 1983-02-25 複合計算機システムの共通バス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2950583A JPS58155436A (ja) 1983-02-25 1983-02-25 複合計算機システムの共通バス制御方式

Publications (2)

Publication Number Publication Date
JPS58155436A true JPS58155436A (ja) 1983-09-16
JPS635788B2 JPS635788B2 (enExample) 1988-02-05

Family

ID=12277944

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2950583A Granted JPS58155436A (ja) 1983-02-25 1983-02-25 複合計算機システムの共通バス制御方式

Country Status (1)

Country Link
JP (1) JPS58155436A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02118535U (enExample) * 1989-03-11 1990-09-25
JPH02251278A (ja) * 1989-06-07 1990-10-09 Ono Sokki Co Ltd 不釣合重量回転式振動発生器及びそれを用いた振動刺激装置

Also Published As

Publication number Publication date
JPS635788B2 (enExample) 1988-02-05

Similar Documents

Publication Publication Date Title
US5761445A (en) Dual domain data processing network with cross-linking data queues and selective priority arbitration logic
CA1104226A (en) Computer useful as a data network communications processor unit
US7080377B2 (en) Method for effective utilizing of shared resources in computerized system
US4417303A (en) Multi-processor data communication bus structure
JPS58155436A (ja) 複合計算機システムの共通バス制御方式
JP2724226B2 (ja) マルチバス多重プロセッサシステムのブロッキングを解除する方法
JPH04273563A (ja) 共通バスの単独競合モジュール・アービトレーション機構
US5692119A (en) Management method for a multiprocessor system
JP3278793B2 (ja) 二重化システムのバス調停方法及び二重化システム
JPH04128957A (ja) マルチプロセッサシステムにおける共有資源の排他制御方法
JPH0562384B2 (enExample)
JPS6079461A (ja) 負荷分散方式
JPS6360429B2 (enExample)
JPH039497B2 (enExample)
JP2000347712A (ja) プログラマブルコントローラ
JPS648501B2 (enExample)
JP2504552B2 (ja) マルチプロセッサコンピュ―タシステムにおいてシステムリソ―スへの充分なアクセスを確保するコマンダノ―ド方法及び装置
JPH0346855B2 (enExample)
JPH0427584B2 (enExample)
JPS6126104B2 (enExample)
JPH01147763A (ja) 端末集信装置の入出力制御方式
JPS58168126A (ja) デ−タ転送制御方式
JPS59180748A (ja) デツドロツク・キヤンセルのスケジユ−リング方式
JPS6376042A (ja) バス要求の制御方法
JPS6029856A (ja) マルチプロセツサ・システムにおけるロ−カルメモリのアクセス制御方式