JPS58147037A - 混成集積回路 - Google Patents
混成集積回路Info
- Publication number
- JPS58147037A JPS58147037A JP57029294A JP2929482A JPS58147037A JP S58147037 A JPS58147037 A JP S58147037A JP 57029294 A JP57029294 A JP 57029294A JP 2929482 A JP2929482 A JP 2929482A JP S58147037 A JPS58147037 A JP S58147037A
- Authority
- JP
- Japan
- Prior art keywords
- conductor
- integrated circuit
- dark
- hybrid integrated
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
- H10W46/301—Marks applied to devices, e.g. for alignment or identification for alignment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
- H10W46/601—Marks applied to devices, e.g. for alignment or identification for use after dicing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
- H10W72/07331—Connecting techniques
- H10W72/07337—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
- H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Wire Bonding (AREA)
- Die Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57029294A JPS58147037A (ja) | 1982-02-25 | 1982-02-25 | 混成集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57029294A JPS58147037A (ja) | 1982-02-25 | 1982-02-25 | 混成集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58147037A true JPS58147037A (ja) | 1983-09-01 |
| JPH0454377B2 JPH0454377B2 (https=) | 1992-08-31 |
Family
ID=12272218
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57029294A Granted JPS58147037A (ja) | 1982-02-25 | 1982-02-25 | 混成集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58147037A (https=) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6130240U (ja) * | 1984-07-26 | 1986-02-24 | 富士通株式会社 | ダイボンダ− |
| WO2007057954A1 (ja) * | 2005-11-17 | 2007-05-24 | Fujitsu Limited | 半導体装置及びその製造方法 |
| JP2008047926A (ja) * | 2007-08-24 | 2008-02-28 | Nitto Denko Corp | ダイシング・ダイボンドフィルム |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56146242A (en) * | 1980-04-16 | 1981-11-13 | Hitachi Ltd | Positioning method of bonding position at fixed position on substrate |
-
1982
- 1982-02-25 JP JP57029294A patent/JPS58147037A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56146242A (en) * | 1980-04-16 | 1981-11-13 | Hitachi Ltd | Positioning method of bonding position at fixed position on substrate |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6130240U (ja) * | 1984-07-26 | 1986-02-24 | 富士通株式会社 | ダイボンダ− |
| WO2007057954A1 (ja) * | 2005-11-17 | 2007-05-24 | Fujitsu Limited | 半導体装置及びその製造方法 |
| JP2008047926A (ja) * | 2007-08-24 | 2008-02-28 | Nitto Denko Corp | ダイシング・ダイボンドフィルム |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0454377B2 (https=) | 1992-08-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3968563A (en) | Precision registration system for leads | |
| US5032542A (en) | Method of mass-producing integrated circuit devices using strip lead frame | |
| JPS58147037A (ja) | 混成集積回路 | |
| JPH01119088A (ja) | 表面実装部品搭載用プリント配線板 | |
| JPH0685327A (ja) | 光半導体装置の製造方法 | |
| EP0438742B1 (en) | Method of fabricating a semiconductor device of thin package type | |
| JPH05335438A (ja) | リードレスチップキャリア | |
| US5153707A (en) | Film material for manufacturing film carriers having outer lead portions with inner and outer metallic layers | |
| JP2001024303A (ja) | 認識マーク | |
| JP2645516B2 (ja) | アイマークを備えたプリント配線板及びその製造方法 | |
| JPS6031249A (ja) | 混成集積回路用基板 | |
| JPH02215185A (ja) | 混成集積回路の製造方法 | |
| JPH0219976B2 (https=) | ||
| JPH0119396Y2 (https=) | ||
| JPS6155931A (ja) | 厚膜混成集積回路装置の製造方法 | |
| JPS6244688B2 (https=) | ||
| JPH03273654A (ja) | 混成集積回路 | |
| JPS61224336A (ja) | 混成集積回路装置 | |
| JPS5834766Y2 (ja) | 厚膜混成集積回路 | |
| JPH0347550B2 (https=) | ||
| JPS6327856B2 (https=) | ||
| JPH0613139U (ja) | 配線基板 | |
| JPH02307280A (ja) | 磁気抵抗素子の製造方法及び電極構造 | |
| JP2005191103A (ja) | 配線基板 | |
| JPH02161739A (ja) | 回路基板装置の製造方法 |