JPS58143499A - 集積回路 - Google Patents
集積回路Info
- Publication number
- JPS58143499A JPS58143499A JP57025406A JP2540682A JPS58143499A JP S58143499 A JPS58143499 A JP S58143499A JP 57025406 A JP57025406 A JP 57025406A JP 2540682 A JP2540682 A JP 2540682A JP S58143499 A JPS58143499 A JP S58143499A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- transistor
- write
- testing
- noise
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Read Only Memory (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57025406A JPS58143499A (ja) | 1982-02-18 | 1982-02-18 | 集積回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57025406A JPS58143499A (ja) | 1982-02-18 | 1982-02-18 | 集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58143499A true JPS58143499A (ja) | 1983-08-26 |
| JPS6327800B2 JPS6327800B2 (enExample) | 1988-06-06 |
Family
ID=12165025
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57025406A Granted JPS58143499A (ja) | 1982-02-18 | 1982-02-18 | 集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58143499A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6251319A (ja) * | 1985-08-28 | 1987-03-06 | インターナショナル ビジネス マシーンズ コーポレーション | モデム受信機における利得調節方法 |
| JPS6334800A (ja) * | 1986-07-28 | 1988-02-15 | Nec Ic Microcomput Syst Ltd | 半導体メモリ |
-
1982
- 1982-02-18 JP JP57025406A patent/JPS58143499A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6251319A (ja) * | 1985-08-28 | 1987-03-06 | インターナショナル ビジネス マシーンズ コーポレーション | モデム受信機における利得調節方法 |
| JPS6334800A (ja) * | 1986-07-28 | 1988-02-15 | Nec Ic Microcomput Syst Ltd | 半導体メモリ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6327800B2 (enExample) | 1988-06-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5859544A (en) | Dynamic configurable elements for programmable logic devices | |
| EP0293339B1 (en) | Nonvolatile memory device with a high number of cycle programming endurance | |
| KR0135108B1 (ko) | 스트레스 테스트 회로를 포함하는 반도체 메모리 장치 | |
| JPH0355920B2 (enExample) | ||
| JPS6329359B2 (enExample) | ||
| US4758994A (en) | On chip voltage regulator for common collector matrix programmable memory array | |
| US4459686A (en) | Semiconductor device | |
| EP0032015A2 (en) | Field programmable device with test-bits | |
| JPS5847792B2 (ja) | ビット線制御回路 | |
| US4387449A (en) | Programmable memory device having reduced power consumption upon unselection | |
| JPS5856286B2 (ja) | 出力バッファ回路 | |
| US4806793A (en) | Signature circuit responsive to an input signal | |
| JPS58143499A (ja) | 集積回路 | |
| KR900006143B1 (ko) | 프로그램 가능한 장치의 불량 메모리 셀을 검출하는 시험방법 | |
| JPS5824875B2 (ja) | メモリ動作方式 | |
| US5949725A (en) | Method and apparatus for reprogramming a supervoltage circuit | |
| IE53421B1 (en) | A semiconductor read only memory device | |
| US4716547A (en) | Current switch for programming vertical fuses of a read only memory | |
| US6353336B1 (en) | Electrical ID method for output driver | |
| JPS59919B2 (ja) | 半導体記憶装置 | |
| US6067597A (en) | Word configuration programmable semiconductor memory with multiple word configuration programming mode | |
| US4399521A (en) | Monolithic integrated circuit | |
| EP0382927B1 (en) | ECL EPROM with CMOS programming | |
| JPS6256600B2 (enExample) | ||
| JP2712408B2 (ja) | プログラマブルメモリ回路 |