JPS58139A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS58139A
JPS58139A JP56098526A JP9852681A JPS58139A JP S58139 A JPS58139 A JP S58139A JP 56098526 A JP56098526 A JP 56098526A JP 9852681 A JP9852681 A JP 9852681A JP S58139 A JPS58139 A JP S58139A
Authority
JP
Japan
Prior art keywords
bonding
dropped
semiconductor element
detected
deformation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56098526A
Other languages
Japanese (ja)
Other versions
JPH0126174B2 (en
Inventor
Hiroshi Aoyama
弘 青山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56098526A priority Critical patent/JPS58139A/en
Publication of JPS58139A publication Critical patent/JPS58139A/en
Publication of JPH0126174B2 publication Critical patent/JPH0126174B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/79Apparatus for Tape Automated Bonding [TAB]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/50Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/86Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

PURPOSE:To conduct bonding, strength thereof is stable, by adding the detection of the quantities of crush and deformation to the control of a bonding cycle. CONSTITUTION:The nose of a tool 11, an inner lead 10 and the bumps 6 of a semiconductor element 1 are positioned, a bonding head 20 is dropped and the contact (an origin) of the nose and the lead 10 is detected 22. When the head 20 is further dropped, a pressing section 21 is not dropped, only a main body is dropped, and output potential 23 is detected 22. When the potential 23 reaches one set, heating is started and thermocompression bonding is started. Only the pressing section 21 is dropped through the deformation of the bonding section, and the output potential changes. The potential difference corresponds to the quantity of crush, when the output potential reaches one 24 set is detected 22, the head 20 is lifted and bonding is completed. According to this constitution, bonding, strength thereof is stable, can be conducted because the quantities of crush and deformation are detected when bonding operation.

Description

【発明の詳細な説明】 本発明は半導体装置の製造方法に係シ、特にフィルムキ
ャリヤ方式による同時ボンディング方法に関する。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a simultaneous bonding method using a film carrier method.

通常、半導体を接続するフィルムキャリヤは、例えば3
5■幅で数ピツチのパー7オレーシ舊ン毎に半導体搭載
用の穴をあけた帯状の可撓性絶縁フィルムに銅箔を接着
し、写真蝕刻法により箔状のリードフレームが形成され
ている。このフィルムキャリヤに接続される半導体素子
は、ウェハ形態のワックス等による固着保持もしくは、
良品の半導体素子をボンディングステージに供給しこれ
を真空吸着保持する方法等によシ供給される。
Typically, the film carrier connecting the semiconductors is e.g.
A foil-shaped lead frame is formed by bonding copper foil to a band-shaped flexible insulating film with holes for mounting semiconductors in each par 7 orifice hole of several pitches in width and by photo-etching. . Semiconductor elements connected to this film carrier are fixedly held by wax or the like in the form of a wafer, or
It is supplied by a method such as supplying a good quality semiconductor element to a bonding stage and holding it by vacuum suction.

第1図はこのフィルムキャリヤと半導体素子のボンディ
ング方法を説明する丸めの概略図であシ、第1図(a)
は半導体素子をワックス等で固着保持したもの、!11
1図伽)は真空吸着保持したものである。
Figure 1 is a rounded schematic diagram illustrating the method of bonding this film carrier and a semiconductor element.
is a semiconductor element fixed and held with wax etc. 11
Figure 1) shows the sample held by vacuum suction.

図に於て%1は半導体素子、2a、2bは半導体素子1
の保持基板であ)、3は保持基板2a、2bを真空吸着
保持しているポンディングステージであシ、半導体素子
1はそれぞれ保持基板21に於てはワックス4によシ固
着保持され2bに於ては真空口5により真空吸着保持さ
れている。6は半導体素子1の電極パッドに漸威され九
突起電極(バンプ)、7は中央部に半導体素子lよシ少
し大きめの孔8が形成された絶縁体フィルム、9は絶縁
体フィルムに形成されたリードフレーム、10けインナ
ーリード、11はインナーリード10とバンプ6とを押
えつけ熱圧着、共晶反応等によりボンディングするボン
ディングツール、12はフィルムキャリヤガイドである
In the figure, %1 is the semiconductor element, 2a and 2b are the semiconductor elements 1
3 is a bonding stage which holds the holding substrates 2a and 2b by vacuum suction, and the semiconductor element 1 is fixedly held by the wax 4 on the holding substrate 21 and 2b. In this case, it is held by vacuum suction by the vacuum port 5. 6 is a nine-protrusion electrode (bump) that is applied to the electrode pad of the semiconductor element 1; 7 is an insulating film with a hole 8 slightly larger than the semiconductor element L formed in the center; 9 is an insulating film formed on the insulating film. 11 is a bonding tool for pressing and bonding the inner leads 10 and bumps 6 by thermocompression bonding, eutectic reaction, etc., and 12 is a film carrier guide.

以上の様な配置に於て、フィルムキャリヤ方式のボンデ
ィングはボンディングツール114D先端部、インナー
リード1G、及び半導体素子1のバンプ6の三者を位置
合せられた後、ボンディングツール11が下降しインナ
ーリード10とバング6とを押えつけ各リードとバンプ
は同時ボンディングが行なわれる。更に第1図(a)に
於てはこのボンディングの際の熱により半導体素子1を
固着保持しているワックス4が軟化するのでボンディン
グ完了と同時に、保持基板2aを真空吸着保持したまま
ボンディングステージ3の下方に移動する動作により、
ボンディングされた半導体素子1は保持基板2aから分
離される。それから、ボンディングツール11が上昇し
、フィルムキャリヤ7は1フレ一ム分矢印13の方向に
送られるとともに、次Oボンディング対象の半導体素子
がボンディングステージ3の移1111によ)lンディ
ング位置に移される。また第1図Φ)に於てはボンディ
ング完了と同時にボンディングツール11が上昇し保持
基板2bO真空口5によ〉真空吸着保持されている半導
体素子lの真空吸着保持が解かれ、フィルムキャリヤ7
は1フレ一ム分矢印130方向に送られるとともに1次
のボンディング対象の半導体素子がボンディングステー
ジに供給される。
In the above arrangement, in film carrier bonding, after the tip of the bonding tool 114D, the inner lead 1G, and the bump 6 of the semiconductor element 1 are aligned, the bonding tool 11 is lowered and the inner lead 10 and the bump 6 are pressed down, and each lead and bump are simultaneously bonded. Furthermore, in FIG. 1(a), the wax 4 that firmly holds the semiconductor element 1 is softened by the heat during this bonding, so that at the same time as the bonding is completed, the bonding stage 3 is moved while the holding substrate 2a is being held by vacuum suction. Due to the downward movement of
The bonded semiconductor element 1 is separated from the holding substrate 2a. Then, the bonding tool 11 is raised, the film carrier 7 is sent by one frame in the direction of the arrow 13, and the semiconductor element to be next bonded is moved to the bonding position by the movement 1111 of the bonding stage 3. . Further, in FIG. 1 Φ), the bonding tool 11 rises at the same time as the bonding is completed, the vacuum suction holding of the semiconductor element l held by the vacuum suction of the holding substrate 2bO by the vacuum port 5 is released, and the film carrier 7
is sent by one frame in the direction of arrow 130, and the semiconductor element to be subjected to primary bonding is supplied to the bonding stage.

このようなポンディング動作に於てボンディング条件の
設定は、温度、荷重、ボンディング時間によシ行表われ
ボンディング構造、つまりバンプ及びインナーリードの
金属構成、形状、ボンディング部の面積等によりボンデ
ィング形態である熱圧着、共晶反応に最適な条件を選び
これを設定するものである。そしてこれらボンディング
条件の設定によシボンディング形状、ポンディ/グ強度
等のボンディング性に微妙な影響を及ぼしている。
In such a bonding operation, the bonding conditions are determined by temperature, load, and bonding time, and the bonding structure is determined by the bonding structure, that is, the metal composition and shape of the bump and inner lead, the area of the bonding part, etc. The optimum conditions for a certain thermocompression bonding or eutectic reaction are selected and set. The setting of these bonding conditions has a subtle influence on the bonding properties such as the bonding shape and the pounding strength.

すなわち、荷重の設定に於ては高すぎるとせん断力によ
るインナーリード0ネ、り切れ、つぶれ変形異状による
周囲パターン等への接触というエツジタッチ、その他リ
ード変形等を起こしている。
That is, if the load is set too high, shearing force may cause the inner lead to collapse, breakage, edge touching due to crushing and deformation abnormalities such as contact with surrounding patterns, and other lead deformations.

また1反対に低すぎるとポンディ/ダハガレ勢につなが
り、各種ポンディフグ形状不良等の発生をひき起こして
いる。同じく温度設定に於ても適性温度でないと温度衝
撃によるクラックの発生及び荷重設定の時と同じように
つぶれ変形量のちがいとして不良発生の原因となってく
る。この為ボンディング性の安定化という点から最適な
ボンディング条件の設定ということが重要視されてくる
On the other hand, if it is too low, it leads to pondy/dahagare tendency, causing various types of pondy puffer shape defects. Similarly, when setting the temperature, if the temperature is not appropriate, cracks may occur due to temperature shock, and defects may occur as a result of a difference in the amount of crushing deformation, as in the case of setting the load. Therefore, from the viewpoint of stabilizing bonding properties, it is important to set optimal bonding conditions.

しかしいくら最適な条件を設定してもボンディング性に
於て多少のバラツキを発生させている。これはボンディ
ングに於ける位置決めズレによるボンディング面積0変
化による適性荷重の変化、インナーリード形成に於ける
精度及び金属構成等のバラツキ、ボンディングクールの
ツール面の摩耗及びツール面の温度分布のバラツキ等の
不確定要素によシボンディング形状、ボンディング強度
等に微妙な影響を与えボンディング性の安定化という点
から重大な問題点を含んでいる。そしてこれは多くの場
合ボンディング条件設定に於けるボンディングサイクル
の制御方法は#Iz図に示すようにボンディングスター
ト、ボンディング動作、ボンディング終了まで、ボンデ
ィング条件設定の温度、荷重、ボンディング時間に対し
てタイムアツプ信号のみによってボンディング完了の命
令信号としておシ、あくまでも平均的かつ経験的なもの
から得られた条件設定によるものであり前記不確定要素
等によシ多少のバラツキを生じさせてしまう原因釦なっ
ている。
However, no matter how optimal conditions are set, some variation occurs in bonding properties. This is due to changes in the appropriate load due to zero change in the bonding area due to positioning errors during bonding, variations in accuracy and metal composition in inner lead formation, wear on the bonding cool tool surface, variations in temperature distribution on the tool surface, etc. Uncertainty factors have a subtle effect on the bonding shape, bonding strength, etc., and this poses a serious problem in terms of stabilizing bonding properties. In many cases, the bonding cycle control method when setting bonding conditions is as shown in the #Iz diagram. This button is used as a command signal to complete bonding only, but it is based on condition settings obtained from average and empirical results, and is the cause of slight variations due to the aforementioned uncertain factors. .

本発明の目的は、ボンディングサイクル制御につぶれ変
形量の検出を加えるととKよシこれまでの問題点を解決
する半導体装置の製造方法を提供するものである。
SUMMARY OF THE INVENTION An object of the present invention is to provide a method for manufacturing a semiconductor device that solves the problems of the past when detecting the amount of crushing deformation is added to bonding cycle control.

本発明の半導体装置の製造方法線1例えば、ボンデ(ン
グサイクル制御の方法が従来の温度、荷重、ボンディン
グ時間設定に於るタイムアツプ信号のみKよるものと異
なシ、ボンディング動作時に於てつぶれ変形量の検出を
行なわせる手段を有することを%徴とする。
Manufacturing method for a semiconductor device according to the present invention Line 1 For example, if the bonding cycle control method is different from the conventional method in which only a time-up signal K is used for setting temperature, load, and bonding time, the amount of crushing deformation during the bonding operation is The characteristic is that the device has a means for detecting.

次に図面を用いて本発明の一実施例について詳述する。Next, one embodiment of the present invention will be described in detail using the drawings.

第3図、第4図、第5図は本発明の説明図であり、第3
図に於て、14はボンディングスタート信号、15bは
ボンディング条件、16はボンディング動作、18はつ
ぶれ量検出信号、19はボンディング終了を示すもので
ある。@4図に於て、20はボンディングへ、ド部、2
1はボンディングツールを含む加圧部、22はつぶれ検
出器である。第5図に於て、23.24Fiつぶれ検出
器22よりの出力電位を示すものである。本発明の方法
は、先ず第3図15bに示すボンディング条件すなわち
従来のボンディング時間の設定にかえてつぶれ変形量の
設定が行なわれる。ボンディング動作16はボンディン
グツール11の先端部、インナーリード10、及び半導
体素子1のバンプ6の三者が位置合せられた後ボンディ
ングスタート信号14によシ開始される。そしてその動
作は第4図(a)に示すボンディングヘッド20が下降
しけじめ、途中(b)に示すようなボンディングツール
先端がインナーリード10に接触する状態になる。この
時ボンディングヘッド部20に取付けられ九つぶれ検出
器22例えばマグネットセンサー等による出力は、原点
を示している。そして更にボンディングへ、ド部20が
下降すると、(C)K示すようにボンディングへ、ド部
20の加圧部21はインナーリードlOとの接触によ)
下降せずボンディングへ、ド部20の本体だけが下降し
はじめ、つぶれ検出器22に於て、第5図23に示すよ
うな出力電位を生じていき、ある設定電位に達した時そ
の信号で加熱が開始され熱圧着ボンディングが行なわれ
ていく。そして熱圧着ボンディングにより(d)の様な
ボンディング部すなわちインナーリード10及びバンプ
6に変形が起υ、今度はボンディングヘッド部20の加
圧部21だけが下降した状態になシつぶれ検出器22に
於て出力電位の変動が起る。すなわちこの電位差がつぶ
れ変形量に相当しつぶれ変形量としてボンディング条件
に於て設定したある設定電位に違した時つぶれ検出信号
18として出力しこれによってボンディング終了命令と
し、ボンディングヘッド20を上昇させボンディング終
了19とさせるものである。
3, 4, and 5 are explanatory diagrams of the present invention.
In the figure, 14 is a bonding start signal, 15b is a bonding condition, 16 is a bonding operation, 18 is a crush amount detection signal, and 19 is an end of bonding. @ In figure 4, 20 goes to bonding, do part, 2
1 is a pressurizing section including a bonding tool, and 22 is a crush detector. In FIG. 5, the output potential from the 23.24Fi collapse detector 22 is shown. In the method of the present invention, first, the amount of crushing deformation is set in place of the bonding conditions shown in FIG. 315b, that is, the conventional setting of the bonding time. The bonding operation 16 is started by the bonding start signal 14 after the tip of the bonding tool 11, the inner lead 10, and the bump 6 of the semiconductor element 1 are aligned. In this operation, the bonding head 20 shown in FIG. 4(a) descends and the tip of the bonding tool comes into contact with the inner lead 10 as shown in FIG. 4(b). At this time, an output from a crush detector 22, such as a magnet sensor, attached to the bonding head section 20 indicates the origin. Then, when the do part 20 descends further into bonding, the pressurizing part 21 of the do part 20 comes into contact with the inner lead IO (as shown in (C)K)
Only the main body of the do portion 20 begins to descend without descending to the bonding state, and an output potential as shown in FIG. Heating is started and thermocompression bonding is performed. Then, due to thermocompression bonding, the bonding part, that is, the inner lead 10 and the bump 6 are deformed as shown in FIG. At this point, fluctuations in the output potential occur. That is, this potential difference corresponds to the amount of crushing deformation, and when the amount of crushing deformation differs from a certain set potential set in the bonding conditions, it is output as a crushing detection signal 18, which is used as a bonding termination command, and the bonding head 20 is raised to terminate the bonding. 19.

即ち、本発明の半導体装置の製造方法によるとボンディ
ング完了の信号をボンディング時にっぶれ変形量の検出
を行なわせることにょ勺安定したホ77’インク形状を
提供し、しいてはボンディング強度の安定化にもつなが
シ最適ボンディング性に効果を示すことになる。
That is, according to the method of manufacturing a semiconductor device of the present invention, a signal indicating the completion of bonding is used to detect the amount of deformation during bonding, thereby providing an extremely stable ink shape, thereby stabilizing the bonding strength. It also shows an effect on optimal bonding properties.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はフィルムキャリヤ方式のボンディング方法を説
明する概略図、第2図は従来の半導体装置の製造方法に
於るボンディングサイクルの説明図、第3図は本発明の
実施例のボンディングサイクルの説明図、第4図は本発
明の実施例のボンディング動作図、第5図はつぶれ検出
器の出力信号図である。 図に於て、1・−・−半導体素子、2a、2b・・・・
・・保持基板、3・−・・・・ボンディングステージ、
4・・・・・・ワックス、5・・・・・・真空口、6・
・・・−バンプ、7・−・・・・絶縁体フィルム、8・
・・・・・絶縁体フィルム孔、90.。 ・・・リードフレーム、10・・・・−・インナーリー
ド、11・・・・・・ボンディングツール、12・・・
・・−フィルムキャリヤガイド、13・・・・・・テー
プ送)方向、14°°゛°°゛ボンデイングスタ一ト信
号、15a、15b・・・°・・ボンディング条件、1
6−・・・・・ボンディング動作、17・・・・−・タ
イムアツプ信号、18・−・−・つぶれ検出信号、19
・・・・・・ボンディング終了、20°°°°゛°ボン
デイングヘツド、 21−−−−−・加圧部、22−・
・・・・つぶれ検出器、23.24・・・・・・つぶれ
検出器の出力電位である。 七)1シ2 ノ ”し?コ 15久 7′6 ((1)          <b) (C)             (d  )番 4 
凹 /lf 蓼S図
FIG. 1 is a schematic diagram illustrating a film carrier type bonding method, FIG. 2 is a diagram illustrating a bonding cycle in a conventional semiconductor device manufacturing method, and FIG. 3 is a diagram illustrating a bonding cycle in an embodiment of the present invention. 4 is a bonding operation diagram of an embodiment of the present invention, and FIG. 5 is an output signal diagram of the crush detector. In the figure, 1...-semiconductor element, 2a, 2b...
...Holding board, 3...Bonding stage,
4...Wax, 5...Vacuum port, 6.
...-Bump, 7.--Insulator film, 8.
...Insulator film hole, 90. . ...Lead frame, 10...--Inner lead, 11...Bonding tool, 12...
...-Film carrier guide, 13...Tape feed) direction, 14°°゛°°゛Bonding start signal, 15a, 15b...°...Bonding conditions, 1
6--Bonding operation, 17--Time-up signal, 18--Collapse detection signal, 19
・・・・・・Bonding completed, 20°°°°゛° bonding head, 21-------・pressure part, 22-・
...Collapse detector, 23.24... Output potential of the collapse detector. 7) 1 し 2 ノ ” し? こ 15 久 7' 6 ((1) <b) (C) (d) No. 4
Concave/lf Pagoda S figure

Claims (1)

【特許請求の範囲】[Claims] リードフレームの豪数個のインナーリードと半導体素子
の豪数個O電極とを同時Kかつ連続的に接続する半導体
装置の製造方法に於いて、ボンディング動作時にボンデ
ィング部のつぶれ変形量を検出しボンディング動作を制
御することを特徴とする半導体装置の製造方法。
In a method for manufacturing a semiconductor device in which several inner leads of a lead frame and several O electrodes of a semiconductor element are connected simultaneously and continuously, the amount of crushing deformation of the bonding part is detected during the bonding operation, and bonding is performed. A method for manufacturing a semiconductor device characterized by controlling its operation.
JP56098526A 1981-06-25 1981-06-25 Manufacture of semiconductor device Granted JPS58139A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56098526A JPS58139A (en) 1981-06-25 1981-06-25 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56098526A JPS58139A (en) 1981-06-25 1981-06-25 Manufacture of semiconductor device

Publications (2)

Publication Number Publication Date
JPS58139A true JPS58139A (en) 1983-01-05
JPH0126174B2 JPH0126174B2 (en) 1989-05-22

Family

ID=14222107

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56098526A Granted JPS58139A (en) 1981-06-25 1981-06-25 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS58139A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01230240A (en) * 1987-06-10 1989-09-13 Hitachi Ltd Method and apparatus for bonding
JPH01251729A (en) * 1988-03-31 1989-10-06 Toshiba Corp Inner-lead bonding apparatus
JPH0344041A (en) * 1989-07-12 1991-02-25 Shinkawa Ltd Bonding method
JPH0388344A (en) * 1989-08-31 1991-04-12 Seiko Epson Corp Bonding method of inner lead
JPH0397239A (en) * 1989-09-11 1991-04-23 Nec Corp Method and equipment for bonding

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51146350A (en) * 1975-06-11 1976-12-15 Hitachi Ltd Ultrasonic wire bonding device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51146350A (en) * 1975-06-11 1976-12-15 Hitachi Ltd Ultrasonic wire bonding device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01230240A (en) * 1987-06-10 1989-09-13 Hitachi Ltd Method and apparatus for bonding
JPH01251729A (en) * 1988-03-31 1989-10-06 Toshiba Corp Inner-lead bonding apparatus
JPH0344041A (en) * 1989-07-12 1991-02-25 Shinkawa Ltd Bonding method
JPH0388344A (en) * 1989-08-31 1991-04-12 Seiko Epson Corp Bonding method of inner lead
JPH0574223B2 (en) * 1989-08-31 1993-10-18 Seiko Epson Corp
JPH0397239A (en) * 1989-09-11 1991-04-23 Nec Corp Method and equipment for bonding

Also Published As

Publication number Publication date
JPH0126174B2 (en) 1989-05-22

Similar Documents

Publication Publication Date Title
US3747198A (en) Tailless wedge bonding of gold wire to palladium-silver cermets
US4877173A (en) Wire bonding apparatus
US5263246A (en) Bump forming method
EP0895281A1 (en) Two-step projecting bump for semiconductor chip and method for forming the same
JPS58139A (en) Manufacture of semiconductor device
JP2010153672A (en) Apparatus and method for manufacturing semiconductor device
JP2722886B2 (en) Wire bonding equipment
JP3244001B2 (en) Work mounting method
JP3300472B2 (en) Bonding apparatus and method of manufacturing apparatus having bonding section
JPH10189660A (en) Flip chip connection circuit device
JP3312847B2 (en) Method of transferring resin to bumps for flip-chip mounting
JPH05291260A (en) Forming method for bump
JP2002134563A (en) Semiconductor manufacturing apparatus and semiconductor manufacturing method
JPH08335603A (en) Method of manufacturing semiconductor device
JPH09153513A (en) Manufacturing device of semiconductor device, method of manufacture the same, and device for mounting semiconductor device
JP2954111B2 (en) Wire bonding method and wire bonding apparatus
JP3632534B2 (en) Chip joining method
JPH09199545A (en) Part mounting apparatus and method thereof
JPH11163027A (en) Two-step wire bonding process
JPS6344998Y2 (en)
JPH0382050A (en) Bonding device for film carrier semiconductor device
JPS6324630A (en) Wire bonding equipment
KR200198124Y1 (en) Wire bonding apparatus
JPH10270838A (en) Method for mounting electronic component on printed board
JPH0770564B2 (en) Bonding device