JPS58120346A - 回線アダプタ - Google Patents

回線アダプタ

Info

Publication number
JPS58120346A
JPS58120346A JP57002573A JP257382A JPS58120346A JP S58120346 A JPS58120346 A JP S58120346A JP 57002573 A JP57002573 A JP 57002573A JP 257382 A JP257382 A JP 257382A JP S58120346 A JPS58120346 A JP S58120346A
Authority
JP
Japan
Prior art keywords
character
received
reception
register
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57002573A
Other languages
English (en)
Japanese (ja)
Other versions
JPH023343B2 (enrdf_load_stackoverflow
Inventor
Masaki Tsuchiya
正樹 土屋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57002573A priority Critical patent/JPS58120346A/ja
Publication of JPS58120346A publication Critical patent/JPS58120346A/ja
Publication of JPH023343B2 publication Critical patent/JPH023343B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
JP57002573A 1982-01-11 1982-01-11 回線アダプタ Granted JPS58120346A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57002573A JPS58120346A (ja) 1982-01-11 1982-01-11 回線アダプタ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57002573A JPS58120346A (ja) 1982-01-11 1982-01-11 回線アダプタ

Publications (2)

Publication Number Publication Date
JPS58120346A true JPS58120346A (ja) 1983-07-18
JPH023343B2 JPH023343B2 (enrdf_load_stackoverflow) 1990-01-23

Family

ID=11533109

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57002573A Granted JPS58120346A (ja) 1982-01-11 1982-01-11 回線アダプタ

Country Status (1)

Country Link
JP (1) JPS58120346A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6342545A (ja) * 1986-08-08 1988-02-23 Nec Corp 通信制御装置
JPS6342546A (ja) * 1986-08-08 1988-02-23 Nec Corp 通信制御装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6342545A (ja) * 1986-08-08 1988-02-23 Nec Corp 通信制御装置
JPS6342546A (ja) * 1986-08-08 1988-02-23 Nec Corp 通信制御装置

Also Published As

Publication number Publication date
JPH023343B2 (enrdf_load_stackoverflow) 1990-01-23

Similar Documents

Publication Publication Date Title
EP0772368A3 (en) Method and apparatus for burst transferring ATM packet header and data to a host computer system
GB2265283A (en) Resynchronization of a synchronous serial interface
US5315581A (en) Hit-less protection switching method and apparatus for ATM transmission lines
US4345325A (en) Message-interchange circuitry for microprocessors linked by synchronous communication network
US20060047754A1 (en) Mailbox interface between processors
EP0034776B1 (en) Diagnostic circuit for pcm connection networks
JPS58120346A (ja) 回線アダプタ
US5228129A (en) Synchronous communication interface for reducing the effect of data processor latency
EP0433078B1 (en) Data transfer method and apparatus
EP0601853A2 (en) Line accommodation circuit
US5185879A (en) Cache system and control method therefor
AU635157B2 (en) Method of assigning slots in a ucol-type star network
JPS58120347A (ja) 回線アダプタ
JPS5819063A (ja) 回線アダプタ
EP0725352A1 (en) Communication system and relay thereof
RU97119654A (ru) Способ и устройство для уменьшения времени ожидания на интерфейсе посредством наложения передаваемых пакетов
JP2584858B2 (ja) 描画データ転送方式
JPS6360428B2 (enrdf_load_stackoverflow)
JPS56149629A (en) Information processor
JPH03255558A (ja) 通信処理装置制御方式
JPS58166425A (ja) スロ−ダウン制御方式
JP2625396B2 (ja) 受信データ処理装置
JPH0235500B2 (enrdf_load_stackoverflow)
JPS59218065A (ja) 調歩式回線アダプタ
KR19980035314A (ko) 피엘씨의 데이타 송수신 방법