JPS58118136A - Cmos集積回路装置 - Google Patents
Cmos集積回路装置Info
- Publication number
- JPS58118136A JPS58118136A JP57000283A JP28382A JPS58118136A JP S58118136 A JPS58118136 A JP S58118136A JP 57000283 A JP57000283 A JP 57000283A JP 28382 A JP28382 A JP 28382A JP S58118136 A JPS58118136 A JP S58118136A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- circuit
- integrated circuit
- aging
- circuit device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Logic Circuits (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57000283A JPS58118136A (ja) | 1982-01-06 | 1982-01-06 | Cmos集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57000283A JPS58118136A (ja) | 1982-01-06 | 1982-01-06 | Cmos集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58118136A true JPS58118136A (ja) | 1983-07-14 |
| JPH0232786B2 JPH0232786B2 (enrdf_load_stackoverflow) | 1990-07-23 |
Family
ID=11469575
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57000283A Granted JPS58118136A (ja) | 1982-01-06 | 1982-01-06 | Cmos集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58118136A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63133547A (ja) * | 1986-11-25 | 1988-06-06 | Nec Corp | 半導体集積回路 |
| JPH02190781A (ja) * | 1989-01-19 | 1990-07-26 | Nippon Telegr & Teleph Corp <Ntt> | 集積回路 |
-
1982
- 1982-01-06 JP JP57000283A patent/JPS58118136A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63133547A (ja) * | 1986-11-25 | 1988-06-06 | Nec Corp | 半導体集積回路 |
| JPH02190781A (ja) * | 1989-01-19 | 1990-07-26 | Nippon Telegr & Teleph Corp <Ntt> | 集積回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0232786B2 (enrdf_load_stackoverflow) | 1990-07-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100347445B1 (ko) | 비주기 신호의 정확한 지연을 위한 마스터-슬레이브 지연고정 루프 | |
| US6664822B2 (en) | Driving device having dummy circuit | |
| JP2772522B2 (ja) | パワーオン信号発生回路 | |
| US6429698B1 (en) | Clock multiplexer circuit with glitchless switching | |
| EP0191842B1 (en) | Assist circuit for a data bus in a data processing system | |
| US5574633A (en) | Multi-phase charge sharing method and apparatus | |
| US6472909B1 (en) | Clock routing circuit with fast glitchless switching | |
| US5742192A (en) | Circuit for generating a pulse signal to drive a pulse latch | |
| WO1988006382A1 (en) | Cmos circuit with racefree single clock dynamic logic | |
| JP3825209B2 (ja) | ジッタ低減用のディジタル回路 | |
| US5120988A (en) | Clock generator circuit providing reduced current consumption | |
| JPS58118136A (ja) | Cmos集積回路装置 | |
| US5808492A (en) | CMOS bidirectional buffer without enable control signal | |
| JPH01501749A (ja) | 自己タイミング回路 | |
| US5430399A (en) | Reset logic circuit and method | |
| JP3120492B2 (ja) | 半導体集積回路 | |
| US6484267B1 (en) | Clock gated bus keeper | |
| US4706157A (en) | Semiconductor intergrated circuit | |
| GB2148618B (en) | Logic signal multiplier circuit | |
| TW200304277A (en) | Integrated circuit and circuit arrangement for converting a single-rail signal into a dual-rail signal | |
| TW419877B (en) | Method and circuit for disabling a two-phase charge pump | |
| JPH0440891B2 (enrdf_load_stackoverflow) | ||
| JPH10276069A (ja) | データラッチ回路 | |
| JP3182034B2 (ja) | 半導体集積回路 | |
| KR940002659Y1 (ko) | 반도체 칩의 불안정 방지 회로 |