JPS58117059A - 情報処理装置 - Google Patents

情報処理装置

Info

Publication number
JPS58117059A
JPS58117059A JP56212656A JP21265681A JPS58117059A JP S58117059 A JPS58117059 A JP S58117059A JP 56212656 A JP56212656 A JP 56212656A JP 21265681 A JP21265681 A JP 21265681A JP S58117059 A JPS58117059 A JP S58117059A
Authority
JP
Japan
Prior art keywords
bit
monitoring mechanism
program
psw
interrupt
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56212656A
Other languages
English (en)
Japanese (ja)
Other versions
JPS644210B2 (enrdf_load_stackoverflow
Inventor
Nobuyoshi Sato
信義 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56212656A priority Critical patent/JPS58117059A/ja
Publication of JPS58117059A publication Critical patent/JPS58117059A/ja
Publication of JPS644210B2 publication Critical patent/JPS644210B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3648—Debugging of software using additional hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
JP56212656A 1981-12-31 1981-12-31 情報処理装置 Granted JPS58117059A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56212656A JPS58117059A (ja) 1981-12-31 1981-12-31 情報処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56212656A JPS58117059A (ja) 1981-12-31 1981-12-31 情報処理装置

Publications (2)

Publication Number Publication Date
JPS58117059A true JPS58117059A (ja) 1983-07-12
JPS644210B2 JPS644210B2 (enrdf_load_stackoverflow) 1989-01-25

Family

ID=16626230

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56212656A Granted JPS58117059A (ja) 1981-12-31 1981-12-31 情報処理装置

Country Status (1)

Country Link
JP (1) JPS58117059A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9009422B2 (en) 2010-08-10 2015-04-14 Fujitsu Limited Information processing apparatus and interrupt control method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9009422B2 (en) 2010-08-10 2015-04-14 Fujitsu Limited Information processing apparatus and interrupt control method
US9069742B1 (en) 2010-08-10 2015-06-30 Fujitsu Limited Information processing apparatus

Also Published As

Publication number Publication date
JPS644210B2 (enrdf_load_stackoverflow) 1989-01-25

Similar Documents

Publication Publication Date Title
US5257269A (en) Error controller for use in debugging microprocessor
JPS58117059A (ja) 情報処理装置
US5617558A (en) Method of executing a series of computer code operations that must be completed without interruption by a page fault during execution
US5455940A (en) Method for abnormal restart of a multiprocessor computer of a telecommunication switching system
JP2723847B2 (ja) マイクロプロセッサ
JP2701752B2 (ja) マイクロプロセッサのクロック供給制御回路
JPH0488448A (ja) プログラムエリアの保護装置
US5778207A (en) Assisting operating-system interrupts using application-based processing
JPS5826043B2 (ja) プロセツサのリセツト方式
JP3120841B2 (ja) インサーキットエミュレータ
JP3480903B2 (ja) エミュレータにおける全命令トレースの制御方法
JPH0484224A (ja) スタックエリア保護回路
JPH0830485A (ja) デバッグ装置
JP3127737B2 (ja) ディジタル信号処理装置
JPS5835648A (ja) プログラム実行制御方式
JP2501393B2 (ja) 直接メモリアクセス装置
JPS63132362A (ja) コマンド動作制御方式
JPH07210421A (ja) スレッド環境におけるデバッグ方法
JPH02141830A (ja) 情報処理装置
JP2002251299A (ja) プログラムトレース装置
JPH11353193A (ja) マルチプログラミング実行制御方法
JP2021077068A (ja) 情報処理装置及び情報処理方法
JPH02310634A (ja) プログラム暴走監視方式
JPH0789325B2 (ja) エラー処理方式
JPS58142451A (ja) 割込制御方式