JPS58109957A - シングルチツプマイクロコンピユ−タシステム - Google Patents
シングルチツプマイクロコンピユ−タシステムInfo
- Publication number
- JPS58109957A JPS58109957A JP56208772A JP20877281A JPS58109957A JP S58109957 A JPS58109957 A JP S58109957A JP 56208772 A JP56208772 A JP 56208772A JP 20877281 A JP20877281 A JP 20877281A JP S58109957 A JPS58109957 A JP S58109957A
- Authority
- JP
- Japan
- Prior art keywords
- program
- memory
- chip
- address
- storing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Microcomputers (AREA)
- Storage Device Security (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56208772A JPS58109957A (ja) | 1981-12-23 | 1981-12-23 | シングルチツプマイクロコンピユ−タシステム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56208772A JPS58109957A (ja) | 1981-12-23 | 1981-12-23 | シングルチツプマイクロコンピユ−タシステム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58109957A true JPS58109957A (ja) | 1983-06-30 |
| JPS6346466B2 JPS6346466B2 (enExample) | 1988-09-14 |
Family
ID=16561833
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56208772A Granted JPS58109957A (ja) | 1981-12-23 | 1981-12-23 | シングルチツプマイクロコンピユ−タシステム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58109957A (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6068441A (ja) * | 1983-09-22 | 1985-04-19 | Fujitsu Ltd | ワンチツプ・マイクロ・コンピユ−タ |
| JPS6459542A (en) * | 1987-08-31 | 1989-03-07 | Nec Corp | Single chip microcomputer |
| JPH0196747A (ja) * | 1987-10-09 | 1989-04-14 | Hitachi Ltd | データ処理装置 |
| JPH0314052A (ja) * | 1989-06-12 | 1991-01-22 | Toshiba Corp | 携帯可能媒体 |
| JP2002014737A (ja) * | 2000-06-29 | 2002-01-18 | Fujitsu Ltd | 処理装置、集積回路、および集積回路パッケージ |
-
1981
- 1981-12-23 JP JP56208772A patent/JPS58109957A/ja active Granted
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6068441A (ja) * | 1983-09-22 | 1985-04-19 | Fujitsu Ltd | ワンチツプ・マイクロ・コンピユ−タ |
| JPS6459542A (en) * | 1987-08-31 | 1989-03-07 | Nec Corp | Single chip microcomputer |
| JPH0196747A (ja) * | 1987-10-09 | 1989-04-14 | Hitachi Ltd | データ処理装置 |
| JPH0314052A (ja) * | 1989-06-12 | 1991-01-22 | Toshiba Corp | 携帯可能媒体 |
| JP2002014737A (ja) * | 2000-06-29 | 2002-01-18 | Fujitsu Ltd | 処理装置、集積回路、および集積回路パッケージ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6346466B2 (enExample) | 1988-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10983924B2 (en) | Information processing device and processor | |
| US5305460A (en) | Data processor | |
| JPS58109957A (ja) | シングルチツプマイクロコンピユ−タシステム | |
| US7555627B2 (en) | Input-output control apparatus, input-output control method, process control apparatus and process control method | |
| WO2016106933A1 (zh) | 一种基于若干分区的mcu芯片信息保护方法和装置 | |
| JP3202696B2 (ja) | 信号処理装置 | |
| US6560698B1 (en) | Register change summary resource | |
| KR100238174B1 (ko) | 병렬 프로세서 시스템 | |
| US20010049794A1 (en) | Write protection software for programmable chip | |
| JPH05342094A (ja) | コンピュータ装置 | |
| JPS6346460B2 (enExample) | ||
| JPS6250863B2 (enExample) | ||
| JPS63250753A (ja) | メモリアクセスチエツク方式 | |
| JP3166167B2 (ja) | マイクロコンピュータ | |
| JPS59121455A (ja) | プレフイクシング方式 | |
| JP2777236B2 (ja) | コンピュータシステムおよびコンピュータシステムの構成変更方法 | |
| JPH03184128A (ja) | 二重化計算機システム | |
| JP3166667B2 (ja) | エミュレーション用マイクロコンピュータ | |
| JPH03176710A (ja) | 情報処理装置の初期化制御方式 | |
| JPH0676134A (ja) | Icカード | |
| JP2000207235A (ja) | 情報処理装置 | |
| JPH0241539A (ja) | Cpu暴走時の書き込み禁止方式 | |
| JPH1021110A (ja) | エミュレータ | |
| JPH0333939A (ja) | マイクロプロセッサ | |
| JPS6247766A (ja) | マルチ計算機システムの入出力制御装置 |