JPS58105349A - 信号処理用加減算回路 - Google Patents

信号処理用加減算回路

Info

Publication number
JPS58105349A
JPS58105349A JP20298481A JP20298481A JPS58105349A JP S58105349 A JPS58105349 A JP S58105349A JP 20298481 A JP20298481 A JP 20298481A JP 20298481 A JP20298481 A JP 20298481A JP S58105349 A JPS58105349 A JP S58105349A
Authority
JP
Japan
Prior art keywords
bit
addition
bits
data
inverted
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP20298481A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6150334B2 (enExample
Inventor
Yasuhiro Kuroda
康弘 黒田
Toshiro Nakazuru
敏朗 中水流
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP20298481A priority Critical patent/JPS58105349A/ja
Publication of JPS58105349A publication Critical patent/JPS58105349A/ja
Publication of JPS6150334B2 publication Critical patent/JPS6150334B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP20298481A 1981-12-16 1981-12-16 信号処理用加減算回路 Granted JPS58105349A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20298481A JPS58105349A (ja) 1981-12-16 1981-12-16 信号処理用加減算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20298481A JPS58105349A (ja) 1981-12-16 1981-12-16 信号処理用加減算回路

Publications (2)

Publication Number Publication Date
JPS58105349A true JPS58105349A (ja) 1983-06-23
JPS6150334B2 JPS6150334B2 (enExample) 1986-11-04

Family

ID=16466400

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20298481A Granted JPS58105349A (ja) 1981-12-16 1981-12-16 信号処理用加減算回路

Country Status (1)

Country Link
JP (1) JPS58105349A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59151236A (ja) * 1983-02-17 1984-08-29 Sanyo Electric Co Ltd デイジタル加減算回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59151236A (ja) * 1983-02-17 1984-08-29 Sanyo Electric Co Ltd デイジタル加減算回路

Also Published As

Publication number Publication date
JPS6150334B2 (enExample) 1986-11-04

Similar Documents

Publication Publication Date Title
US3800130A (en) Fast fourier transform stage using floating point numbers
US4683548A (en) Binary MOS ripple-carry parallel adder/subtracter and adder/subtracter stage suitable therefor
US5181184A (en) Apparatus for multiplying real-time 2's complement code in a digital signal processing system and a method for the same
US3956622A (en) Two's complement pipeline multiplier
US3842250A (en) Circuit for implementing rounding in add/subtract logic networks
JPS58105349A (ja) 信号処理用加減算回路
US3885141A (en) Modular pipeline multiplier to generate a rounded product
JPH09128213A (ja) ブロックフローティング処理システムおよび方法
JPH0511980A (ja) 桁あふれ検出方式とその回路
JPS5966790A (ja) 演算回路
US3975624A (en) Two's complement subtracting system
US5430669A (en) Apparatus for finding the square root of a number
KR100196520B1 (ko) 면적 개선을 위한 2의보수 변환 장치
CN115833845B (zh) 位置输出装置和位置输出方法
SU697994A1 (ru) Устройство дл вычислени элементарных функций
JP2537876B2 (ja) 丸め処理回路
US3084861A (en) Logic circuitry
JPH0553768A (ja) 除算器
US3324288A (en) Data processing apparatus including means for correcting codes arranged in a packed format
JPH0637592A (ja) ディジタルフィルタ設計法
JPH0528407B2 (enExample)
JPS60537A (ja) 正規化回路
KR0146654B1 (ko) 다치 배타적 논리합 연산장치
CN118819466A (zh) 基于cordic的双曲函数计算方法、装置、电子设备及存储介质
KR0154934B1 (ko) 개선된 2의 보수회로