JPS58101320A - ２重アドレス制御方式 - Google Patents

２重アドレス制御方式

Info

Publication number
JPS58101320A
JPS58101320A JP19984881A JP19984881A JPS58101320A JP S58101320 A JPS58101320 A JP S58101320A JP 19984881 A JP19984881 A JP 19984881A JP 19984881 A JP19984881 A JP 19984881A JP S58101320 A JPS58101320 A JP S58101320A
Authority
JP
Japan
Prior art keywords
address
terminal
signal
output signal
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP19984881A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0337219B2 (enrdf_load_stackoverflow
Inventor
Hideo Yokoyama
秀夫 横山
Fumiaki Ihara
文明 伊原
Takashi Yokoyama
隆司 横山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Telecom Networks Ltd
Original Assignee
Fujitsu Telecom Networks Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Telecom Networks Ltd filed Critical Fujitsu Telecom Networks Ltd
Priority to JP19984881A priority Critical patent/JPS58101320A/ja
Publication of JPS58101320A publication Critical patent/JPS58101320A/ja
Publication of JPH0337219B2 publication Critical patent/JPH0337219B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
JP19984881A 1981-12-11 1981-12-11 ２重アドレス制御方式 Granted JPS58101320A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19984881A JPS58101320A (ja) 1981-12-11 1981-12-11 ２重アドレス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19984881A JPS58101320A (ja) 1981-12-11 1981-12-11 ２重アドレス制御方式

Publications (2)

Publication Number Publication Date
JPS58101320A true JPS58101320A (ja) 1983-06-16
JPH0337219B2 JPH0337219B2 (enrdf_load_stackoverflow) 1991-06-04

Family

ID=16414649

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19984881A Granted JPS58101320A (ja) 1981-12-11 1981-12-11 ２重アドレス制御方式

Country Status (1)

Country Link
JP (1) JPS58101320A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0337219B2 (enrdf_load_stackoverflow) 1991-06-04

Similar Documents

Publication Publication Date Title
EP0872015A1 (en) Skewless differential switch and dac employing the same
EP0380092B1 (en) Priority order judging device
JPS58101320A (ja) ２重アドレス制御方式
JPH038126B2 (enrdf_load_stackoverflow)
SU1415447A2 (ru) Устройство фазового пуска
SU1018251A1 (ru) Трехзначный элемент дизъюнкции
JPS61129916A (ja) 遅延回路
JPS6135041A (ja) デイジタル信号伝送装置
US4473820A (en) Signal decoder for converting a co-directional 64 kbit/s interface signal into a binary information signal, a 64 KHZ clock and an 8 KHZ clock
JPH0562784B2 (enrdf_load_stackoverflow)
JPS5831219Y2 (ja) デンソウソウチ
RU2065251C1 (ru) Преобразователь двоично-десятичного кода в код семисегментного индикатора
SU371687A1 (ru) Коммутатор дискретных сигналов
SU842788A1 (ru) Ячейка каскадной коммутирующейСРЕды
SU405126A1 (ru) УСТРОЙСТВО дл ПРИЕМА КОМАНД ТЕЛЕУПРАВЛЕНИЯ
SU411625A1 (enrdf_load_stackoverflow)
SU1185599A1 (ru) "cчetчиk"
SU807296A1 (ru) Двухвходовое устройство приоритета
SU1444748A1 (ru) Устройство дл сравнени чисел
SU1603367A1 (ru) Элемент сортировочной сети
SU496550A1 (ru) Устройство многоканального ввода
JPH0258441A (ja) ２線式双方向ディジタル伝送方式
SU1058047A1 (ru) Преобразователь кодов
SU1444787A1 (ru) Устройство дл сопр жени канала передачи данных с магистралью
JPS5829239A (ja) デ−タ伝送システム