JPS5798200A - Processing system for memory access fault - Google Patents

Processing system for memory access fault

Info

Publication number
JPS5798200A
JPS5798200A JP55174590A JP17459080A JPS5798200A JP S5798200 A JPS5798200 A JP S5798200A JP 55174590 A JP55174590 A JP 55174590A JP 17459080 A JP17459080 A JP 17459080A JP S5798200 A JPS5798200 A JP S5798200A
Authority
JP
Japan
Prior art keywords
fault
reexecution
circuit
inputted
memory access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55174590A
Other languages
Japanese (ja)
Other versions
JPS6130303B2 (en
Inventor
Shinichi Iwaki
Tatsumasa Onuma
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP55174590A priority Critical patent/JPS5798200A/en
Publication of JPS5798200A publication Critical patent/JPS5798200A/en
Publication of JPS6130303B2 publication Critical patent/JPS6130303B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Retry When Errors Occur (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To prevent a memory access fault from being latent, and to prevent it from becoming a permanent fault, by requesting an interruption by means of reexecution of hardware, to a fault which is not permanent, and monitoring and recording it by software. CONSTITUTION:When a CPU4 is reading out a data to a memory 1, its data is inputted to a parity error detecting circuit 48, and when an error is detected, a reexecution request signal RT is inputted to a controlling circuit 40. As a result, the circuit 40 discriminates occurrence of the error, finishes the read-out operation, and designates the same address without intervention of software, by which reexecution as hardware is performed. In this way, in case when the reexecution is normal, a low level interruption request signal LI is inputted to the circuit 40, and address information related to said fault, and the number of times of occurrence of the interruption request are recorded by the prescribed software processing.
JP55174590A 1980-12-12 1980-12-12 Processing system for memory access fault Granted JPS5798200A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55174590A JPS5798200A (en) 1980-12-12 1980-12-12 Processing system for memory access fault

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55174590A JPS5798200A (en) 1980-12-12 1980-12-12 Processing system for memory access fault

Publications (2)

Publication Number Publication Date
JPS5798200A true JPS5798200A (en) 1982-06-18
JPS6130303B2 JPS6130303B2 (en) 1986-07-12

Family

ID=15981218

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55174590A Granted JPS5798200A (en) 1980-12-12 1980-12-12 Processing system for memory access fault

Country Status (1)

Country Link
JP (1) JPS5798200A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0496846A (en) * 1990-08-13 1992-03-30 Fujitsu Ltd Portable terminal device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0496846A (en) * 1990-08-13 1992-03-30 Fujitsu Ltd Portable terminal device

Also Published As

Publication number Publication date
JPS6130303B2 (en) 1986-07-12

Similar Documents

Publication Publication Date Title
JPS607549A (en) Fault diagnosing device
GB2404261A (en) Memory redundancy and recovery from uncorrectable errors
JPS5539994A (en) Multiprocessor system
JPS5798200A (en) Processing system for memory access fault
JPS5672359A (en) Supervising system for spare unit
EP0626647B1 (en) Copying apparatus for carrying out a copying operation between an active processing system and a stand-by one
JPS5447540A (en) Fault correction system for control memory
KR840001726A (en) Key memory error handling system
JPS56110164A (en) Logging error control system
JPS5899841A (en) Address controlling system of partially mounted control memory
JPS5593596A (en) Memory unit
JPS5683900A (en) Buffer recording device
JPS5818684B2 (en) Erroneous writing prevention method for magnetic tape control device
JPS6448152A (en) Memory write protection system
JPS6095665A (en) Data storage processing device
JPS6470968A (en) Information recording and reproducing device
JPS5786193A (en) Information processor
JPH0254582B2 (en)
JPS5542343A (en) Control system for memory unit
JPH07152497A (en) Disk control device
JPS55150047A (en) Test unit for information processor
JPS54129948A (en) Data processor
JPS6323598B2 (en)
JPH01302452A (en) Microprogram control device
JPS5640956A (en) Microprogram control unit