JPS56110164A - Logging error control system - Google Patents

Logging error control system

Info

Publication number
JPS56110164A
JPS56110164A JP1260280A JP1260280A JPS56110164A JP S56110164 A JPS56110164 A JP S56110164A JP 1260280 A JP1260280 A JP 1260280A JP 1260280 A JP1260280 A JP 1260280A JP S56110164 A JPS56110164 A JP S56110164A
Authority
JP
Japan
Prior art keywords
error
entered
address
register
occurred
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1260280A
Other languages
Japanese (ja)
Other versions
JPS6051142B2 (en
Inventor
Kenichiro Miyazaki
Hisajiro Sagara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55012602A priority Critical patent/JPS6051142B2/en
Publication of JPS56110164A publication Critical patent/JPS56110164A/en
Publication of JPS6051142B2 publication Critical patent/JPS6051142B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To prevent the error information from being entered repartedly and reduce the fault analysis time, by providing a comparison means for investigating if the data is entered in the error information entering means, when 1 bit error has occurred. CONSTITUTION:The second error information store address register 3-1 is provided on the processor 3, a control command to the memory address control part 2 is generated, and also when it has been detected by the control part 2 that an error exists in the data which has been read out from the memory 1, the address in which the error has occurred is entered in the register 3-1. Whether an error has occurred in said address before or not is investigated by the processor 3, based on the data which has been entered in the local storage 4, also it is compared with the syndrome of the storage 4 in case of the same address, whether it is same as the error generated in the past is detected, and only in case they have not been entered yet, they are entered in the first error information store address register 2-1 and the syndrome holding register 2-2, of the control part 2.
JP55012602A 1980-02-05 1980-02-05 Logging error control method Expired JPS6051142B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55012602A JPS6051142B2 (en) 1980-02-05 1980-02-05 Logging error control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55012602A JPS6051142B2 (en) 1980-02-05 1980-02-05 Logging error control method

Publications (2)

Publication Number Publication Date
JPS56110164A true JPS56110164A (en) 1981-09-01
JPS6051142B2 JPS6051142B2 (en) 1985-11-12

Family

ID=11809892

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55012602A Expired JPS6051142B2 (en) 1980-02-05 1980-02-05 Logging error control method

Country Status (1)

Country Link
JP (1) JPS6051142B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61282944A (en) * 1985-06-07 1986-12-13 Fujitsu Ltd Log reduction system
JPH02129738A (en) * 1988-11-10 1990-05-17 Nec Corp Information processor

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1015879B (en) * 1986-12-01 1992-03-18 安东尼·利昂·斯蒂芬斯 Dispensing apparatus
JPH02144835U (en) * 1989-05-12 1990-12-07

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61282944A (en) * 1985-06-07 1986-12-13 Fujitsu Ltd Log reduction system
JPH02129738A (en) * 1988-11-10 1990-05-17 Nec Corp Information processor

Also Published As

Publication number Publication date
JPS6051142B2 (en) 1985-11-12

Similar Documents

Publication Publication Date Title
US4332009A (en) Memory protection system
DE3587145D1 (en) BUFFER SYSTEM WITH DETECTION OF READ OR WRITE CIRCUIT ERRORS.
JPS5622143A (en) Error processing system
JPS5755454A (en) Failure recovery system
JPS57111893A (en) Relieving system of defective memory
IL67664A (en) Computer memory system with data,address and operation error detection
JPS56110164A (en) Logging error control system
JPS56127262A (en) Peripheral storage controller
KR880008237A (en) Time base correction device of digital signal
JPS5744294A (en) Alternating memory control system
JPS6448152A (en) Memory write protection system
JPS57182860A (en) Data processing device
JPS56159886A (en) Buffer memory device
JPS5769460A (en) Data saving control system
JPS57111899A (en) Constituting system of storage device
JPS57169858A (en) Data processor
JPS56169295A (en) Error retrieval system of information processor
JPS6482238A (en) Cache memory controller
JPS57133577A (en) Method for display of erroneous input of random access on reproducing device with information recording carrier
JPS5661100A (en) Error information collecting system
JPS57100547A (en) Log-out control system
JPS5587395A (en) Detection system for memory device fault
JPS57100698A (en) Error correction system
JPS57208615A (en) Writing controlling system of magnetic disk device
JPS5697166A (en) Memory lock system