JPS5798194A - Storage device - Google Patents
Storage deviceInfo
- Publication number
- JPS5798194A JPS5798194A JP55175092A JP17509280A JPS5798194A JP S5798194 A JPS5798194 A JP S5798194A JP 55175092 A JP55175092 A JP 55175092A JP 17509280 A JP17509280 A JP 17509280A JP S5798194 A JPS5798194 A JP S5798194A
- Authority
- JP
- Japan
- Prior art keywords
- access
- accordance
- executed
- memory
- access request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Digital Computer Display Output (AREA)
- Image Generation (AREA)
Abstract
PURPOSE:To increase an access speed and to raise the memory working efficiency, by constituting so that access by both TV and CPU systems to a picture memory having plural ports can be executed quickly in accordance with the port working state by a priority processing circuit. CONSTITUTION:This device is provided with a picture memory M having plural ports and a priority processing circuit PRCT so that access by 2 systems TVS, CPUS to the memory can be executed as quickly as possible in accordance with the working state of the port. This processing circuit selects a port and executes access in accordance with a new access request when the memory is not accessed, and when it has been accessed already, a new access request is made a waiting state even in case of any of both the systems, its access request is executed when the access cycle has ended, and in case when access has been requested simultaneously, its access request is executed in accordance with the priority rank which has been decided in advance.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55175092A JPS6024474B2 (en) | 1980-12-11 | 1980-12-11 | Storage device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55175092A JPS6024474B2 (en) | 1980-12-11 | 1980-12-11 | Storage device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5798194A true JPS5798194A (en) | 1982-06-18 |
JPS6024474B2 JPS6024474B2 (en) | 1985-06-13 |
Family
ID=15990101
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55175092A Expired JPS6024474B2 (en) | 1980-12-11 | 1980-12-11 | Storage device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6024474B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59121433A (en) * | 1982-12-20 | 1984-07-13 | Fujitsu Ltd | Recording and reproducing system of voice data |
WO1986006522A1 (en) * | 1985-04-30 | 1986-11-06 | Fanuc Ltd | Image processor |
JPS6252590A (en) * | 1985-08-31 | 1987-03-07 | 日本電気ホームエレクトロニクス株式会社 | Access control system for screen memory |
JPH03134889A (en) * | 1989-10-20 | 1991-06-07 | Tokyo Electric Co Ltd | Memory controller |
-
1980
- 1980-12-11 JP JP55175092A patent/JPS6024474B2/en not_active Expired
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59121433A (en) * | 1982-12-20 | 1984-07-13 | Fujitsu Ltd | Recording and reproducing system of voice data |
JPH0237639B2 (en) * | 1982-12-20 | 1990-08-27 | Fujitsu Ltd | |
WO1986006522A1 (en) * | 1985-04-30 | 1986-11-06 | Fanuc Ltd | Image processor |
JPS6252590A (en) * | 1985-08-31 | 1987-03-07 | 日本電気ホームエレクトロニクス株式会社 | Access control system for screen memory |
JPH03134889A (en) * | 1989-10-20 | 1991-06-07 | Tokyo Electric Co Ltd | Memory controller |
Also Published As
Publication number | Publication date |
---|---|
JPS6024474B2 (en) | 1985-06-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES457986A1 (en) | Shared memory multi-microprocessor computer system | |
JPS5317240A (en) | Controller | |
JPS5326539A (en) | Data exchenge system | |
JPS5798194A (en) | Storage device | |
JPS5299034A (en) | Control system for micro program | |
JPS52111341A (en) | Semiconductor memory device | |
JPS5398741A (en) | High level recording and processing system | |
JPS52129341A (en) | Data buffer circuit | |
JPS57185552A (en) | Switching device for memory bank in microcomputer system | |
JPS57176463A (en) | Data processor | |
JPS5692666A (en) | Reserve system for input and output device | |
JPS5511385A (en) | Light combining system | |
JPS5348433A (en) | Precedence control system | |
JPS52155937A (en) | Data transfer unit | |
JPS52149446A (en) | Coupling system between a plural number of cpu#s and one memory unit | |
JPS52120732A (en) | Microcomputer | |
JPS54143035A (en) | Queue overflow processing system | |
JPS5370638A (en) | Selective usage unit for input device | |
JPS5748127A (en) | Data processor | |
JPS5663657A (en) | Memory switching system | |
JPS5789163A (en) | Common memory access system | |
JPS5329633A (en) | Classificating calculator | |
JPS53112041A (en) | Data processor | |
JPS5368138A (en) | Interrupt priority determining circuit | |
JPS5289437A (en) | Priority order control system |