JPS5798028A - Logical circuit - Google Patents
Logical circuitInfo
- Publication number
- JPS5798028A JPS5798028A JP55175151A JP17515180A JPS5798028A JP S5798028 A JPS5798028 A JP S5798028A JP 55175151 A JP55175151 A JP 55175151A JP 17515180 A JP17515180 A JP 17515180A JP S5798028 A JPS5798028 A JP S5798028A
- Authority
- JP
- Japan
- Prior art keywords
- bit
- data
- register
- bus line
- line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Bus Control (AREA)
- Microcomputers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55175151A JPS5798028A (en) | 1980-12-10 | 1980-12-10 | Logical circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP55175151A JPS5798028A (en) | 1980-12-10 | 1980-12-10 | Logical circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5798028A true JPS5798028A (en) | 1982-06-18 |
| JPH02725B2 JPH02725B2 (enExample) | 1990-01-09 |
Family
ID=15991157
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP55175151A Granted JPS5798028A (en) | 1980-12-10 | 1980-12-10 | Logical circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5798028A (enExample) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61237131A (ja) * | 1985-04-12 | 1986-10-22 | Oki Electric Ind Co Ltd | デ−タバスプリチヤ−ジ回路 |
| JPS63314640A (ja) * | 1987-06-17 | 1988-12-22 | Fujitsu Ltd | バレルシフタ回路 |
| JPH01502624A (ja) * | 1987-05-01 | 1989-09-07 | ディジタル イクイプメント コーポレーション | 高速度低ピンカウントバスインターフェイス |
| JPH01228019A (ja) * | 1988-03-08 | 1989-09-12 | Fujitsu Ltd | データ処理装置 |
| JPH0239232A (ja) * | 1988-07-28 | 1990-02-08 | Hitachi Ltd | データ処理装置 |
-
1980
- 1980-12-10 JP JP55175151A patent/JPS5798028A/ja active Granted
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61237131A (ja) * | 1985-04-12 | 1986-10-22 | Oki Electric Ind Co Ltd | デ−タバスプリチヤ−ジ回路 |
| JPH01502624A (ja) * | 1987-05-01 | 1989-09-07 | ディジタル イクイプメント コーポレーション | 高速度低ピンカウントバスインターフェイス |
| JPS63314640A (ja) * | 1987-06-17 | 1988-12-22 | Fujitsu Ltd | バレルシフタ回路 |
| JPH01228019A (ja) * | 1988-03-08 | 1989-09-12 | Fujitsu Ltd | データ処理装置 |
| JPH0239232A (ja) * | 1988-07-28 | 1990-02-08 | Hitachi Ltd | データ処理装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH02725B2 (enExample) | 1990-01-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2097621B (en) | Semiconductor memory devices | |
| KR850004680A (ko) | 집적 프로세서 | |
| EP0166309A3 (en) | Memory chip for a hierarchical memory system | |
| EP0275884A3 (en) | Semiconductor memory randomly accessible over two separate input/outputs | |
| JPS5798028A (en) | Logical circuit | |
| KR900018793A (ko) | 정렬처리장치의 제어데이타 생성장치 | |
| KR900003884A (ko) | 대규모 반도체 집적회로 장치 | |
| US5130923A (en) | Selective dynamic RAM address generator with provision for automatic refresh | |
| JPS57127997A (en) | Semiconductor integrated storage device | |
| JPS5758280A (en) | Method for making memory address | |
| US4564920A (en) | Multiplier with hybrid register | |
| JPS5688524A (en) | Channel controller | |
| JPS5710846A (en) | Information processing equipment | |
| JPS576925A (en) | Priority selecting circuit | |
| CA1284388C (en) | Time partitioned bus arrangement | |
| US3889110A (en) | Data storing system having single storage device | |
| JPS56143049A (en) | Output circuit | |
| JPS6414792A (en) | Semiconductor storage device | |
| JPS5585951A (en) | Matrix operation circuit | |
| JPS5745657A (en) | Storage device | |
| GB1233290A (enExample) | ||
| KR0122507B1 (en) | Memory unit with 3bit-lines sharing a sensor-amp. | |
| TW247947B (en) | Memory device | |
| JPS57109200A (en) | Alternate memory check system | |
| JPS6439692A (en) | Semiconductor memory device |