JPS5793745A - Transmission system for all mark - Google Patents

Transmission system for all mark

Info

Publication number
JPS5793745A
JPS5793745A JP17020880A JP17020880A JPS5793745A JP S5793745 A JPS5793745 A JP S5793745A JP 17020880 A JP17020880 A JP 17020880A JP 17020880 A JP17020880 A JP 17020880A JP S5793745 A JPS5793745 A JP S5793745A
Authority
JP
Japan
Prior art keywords
signal
mark
frequency
ternary value
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17020880A
Other languages
Japanese (ja)
Other versions
JPS6335144B2 (en
Inventor
Toshiro Kato
Hiroyasu Sumiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17020880A priority Critical patent/JPS5793745A/en
Publication of JPS5793745A publication Critical patent/JPS5793745A/en
Publication of JPS6335144B2 publication Critical patent/JPS6335144B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/24—Testing correct operation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Sheets, Magazines, And Separation Thereof (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To enable the transmission of all mark signal required for the test for margin of sinusoidal wave superimposition, by applying a signal frequency-dividing a clock signal into two to the input of a unipolar-ternary value conversion circuit. CONSTITUTION:In performing a sinusoidal wave superimposing margin test, a switch SW is opened and an input 641 of an NAND gate 64 is at high level, then the output of NAND gate 67, 68 is always at high level. On the other hand, a clock signal synchronized with a ternary value signal is frequency-divided into two at a dioding circuit constituted with a D-FF63 to produce a noninverting frequency division signal DN and an inverting frequency division signal DI and they are applied to a unipolar-ternary value conversion circuit 62 via NAND gates 65, 66, 69, 70. Thus, to +, - signal inputs 621, 622 of the circuit 62, alternately (0, 1) and (1, 0) are inputted as (DN, DI)=(0, 1), (1, 0)... to output an all mark signal OT.
JP17020880A 1980-12-04 1980-12-04 Transmission system for all mark Granted JPS5793745A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17020880A JPS5793745A (en) 1980-12-04 1980-12-04 Transmission system for all mark

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17020880A JPS5793745A (en) 1980-12-04 1980-12-04 Transmission system for all mark

Publications (2)

Publication Number Publication Date
JPS5793745A true JPS5793745A (en) 1982-06-10
JPS6335144B2 JPS6335144B2 (en) 1988-07-13

Family

ID=15900663

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17020880A Granted JPS5793745A (en) 1980-12-04 1980-12-04 Transmission system for all mark

Country Status (1)

Country Link
JP (1) JPS5793745A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0215748A (en) * 1988-07-04 1990-01-19 Nec Corp System for evaluating digital transmission device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0215748A (en) * 1988-07-04 1990-01-19 Nec Corp System for evaluating digital transmission device

Also Published As

Publication number Publication date
JPS6335144B2 (en) 1988-07-13

Similar Documents

Publication Publication Date Title
JPS5793745A (en) Transmission system for all mark
FR2342585A1 (en) Polyphase MOSFET circuit for pulse duration variations - uses ring counters with decoders connected to RS flip flop controlled by digital signal applied to AND gates
CH625671GA3 (en) Electronic frequency converter and timepiece equipped with this converter
JPS5231630A (en) Test ethod of digital equipment
NO174319C (en) Device for monitoring a PCM device or digital signal device or digital signal distributor for N-bit multiplex signals
JPS5361375A (en) Counting circuit apparatus
JPS52153658A (en) Counter circuit
JPS5750137A (en) Counter
JPS5354935A (en) Information converting device
JPS5345136A (en) Selection circuit using shift register
JPS5613859A (en) Pm code reproducing device
JPS5742230A (en) Clock switching device
FR2433263A1 (en) Control circuit for flip=flop - has inverter with two NOR circuits, OR circuits and flip=flop using time signal (BE 8.2.80)
JPS5635588A (en) Equivalent pulse eliminating circuit
JPS5394857A (en) Oscillation frequency converter circuit
JPS5394167A (en) Digital phase synchronous loop
FR2391508A1 (en) Time counter for electronic calculator - has logic circuit which gives control of set combination of time and number previously introduced into calculator
JPS5754407A (en) Frequency demodulation circuit
JPS5761328A (en) Detection circuit of coincidence of changing point of two kinds of clock signal
JPS5333041A (en) Frequency step-multiplication circuit
JPS55159660A (en) Code conversion circuit
JPS56149827A (en) 90 phase difference signal generating circuit
JPS5676634A (en) Counting circuit
JPS52134364A (en) Counter
JPS56122520A (en) Phase difference detecting circuit