JPS5787643A - Clock controlling system - Google Patents
Clock controlling systemInfo
- Publication number
- JPS5787643A JPS5787643A JP55164204A JP16420480A JPS5787643A JP S5787643 A JPS5787643 A JP S5787643A JP 55164204 A JP55164204 A JP 55164204A JP 16420480 A JP16420480 A JP 16420480A JP S5787643 A JPS5787643 A JP S5787643A
- Authority
- JP
- Japan
- Prior art keywords
- clock
- basic clock
- circuit
- basic
- transmission line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To simply obtain clock synchronization with different speeds, by obtaining a clock with period equivalent to an integer multiple of the basic clock, through the logical product between the basic clock and the period signal having the period equivalent to an integer multiple of the basic clock. CONSTITUTION:The basic clock of a basic closk generating section 1 is transmitted to a device II' via a transmission line (c), the output of the frequency division circuit 2 is to the deviceIvia a transmission line (a), and a sunchronizing signal of a synchronizing signal circuit 18 is to the device II' via a transmission line (d), respectively. The basic clock via inverters 19, 21 and the synchronizing signal via an FF24 are inputted to an AND circuit 25, and the output controls an FF27. The basic clock via the inverters 19, 20 and the synchronizing signal via the FF24 are inputted to an AND circuit 26, and the output controls the FF28. Thus, the FFs 6, 7 and the FFs 27, 28 can be operated in synchronization with each other.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55164204A JPS6058617B2 (en) | 1980-11-21 | 1980-11-21 | Clock control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55164204A JPS6058617B2 (en) | 1980-11-21 | 1980-11-21 | Clock control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5787643A true JPS5787643A (en) | 1982-06-01 |
JPS6058617B2 JPS6058617B2 (en) | 1985-12-20 |
Family
ID=15788641
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55164204A Expired JPS6058617B2 (en) | 1980-11-21 | 1980-11-21 | Clock control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6058617B2 (en) |
-
1980
- 1980-11-21 JP JP55164204A patent/JPS6058617B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS6058617B2 (en) | 1985-12-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0292099A3 (en) | Clock scheme for vlsi systems | |
ATE136178T1 (en) | HIGH SPEED ADVANTAGE | |
JPS5787643A (en) | Clock controlling system | |
JPS5446463A (en) | Pre-scaler | |
JPS57112148A (en) | System for multiplexing digital signal | |
JPS5621440A (en) | Stuff synchronizing system | |
JPS53110436A (en) | Logic circuit for asynchronous signal synchronization | |
JPS5244107A (en) | High-speed circular/serial data transmission system | |
JPS5381059A (en) | Digital phase synchronizing system | |
JPS5366110A (en) | Waveform transmitting system | |
JPS5312256A (en) | Master slave type flip flop | |
JPS52102612A (en) | Single side-band frequency division multiplex system using digital pro cessing | |
JPS5758433A (en) | Clock synchronizing system | |
JPS55105459A (en) | Signal transmission system | |
JPS55134544A (en) | Phase-synchronous oscillator | |
JPS567527A (en) | High speed frequency division circuit | |
JPS5354935A (en) | Information converting device | |
JPS5689149A (en) | Signal transmission system | |
JPS5380113A (en) | Frame synchronizing system | |
JPS5365007A (en) | Transmission system for intermittent signal | |
JPS5525292A (en) | Data reception device | |
JPS56112140A (en) | Wave length multistar type network | |
JPS57157660A (en) | Signal transmission system | |
JPS52115155A (en) | Frequency reducing system | |
JPS6432543A (en) | Multiplexing circuit |