JPS5244107A - High-speed circular/serial data transmission system - Google Patents

High-speed circular/serial data transmission system

Info

Publication number
JPS5244107A
JPS5244107A JP50118845A JP11884575A JPS5244107A JP S5244107 A JPS5244107 A JP S5244107A JP 50118845 A JP50118845 A JP 50118845A JP 11884575 A JP11884575 A JP 11884575A JP S5244107 A JPS5244107 A JP S5244107A
Authority
JP
Japan
Prior art keywords
data transmission
transmission system
serial data
speed circular
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP50118845A
Other languages
Japanese (ja)
Inventor
Yoshiki Kobayashi
Tadaaki Bando
Isao Usami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP50118845A priority Critical patent/JPS5244107A/en
Publication of JPS5244107A publication Critical patent/JPS5244107A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:The clock signal is inverted from master equipment to slave equipment to be sent back to master equipment as a clock signal. As a result, the duty ratio of the clock signal is compensated and the clock width margin is increased, ensuring high-speed operation.
JP50118845A 1975-10-03 1975-10-03 High-speed circular/serial data transmission system Pending JPS5244107A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP50118845A JPS5244107A (en) 1975-10-03 1975-10-03 High-speed circular/serial data transmission system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50118845A JPS5244107A (en) 1975-10-03 1975-10-03 High-speed circular/serial data transmission system

Publications (1)

Publication Number Publication Date
JPS5244107A true JPS5244107A (en) 1977-04-06

Family

ID=14746566

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50118845A Pending JPS5244107A (en) 1975-10-03 1975-10-03 High-speed circular/serial data transmission system

Country Status (1)

Country Link
JP (1) JPS5244107A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS574630A (en) * 1980-06-12 1982-01-11 Fujitsu Ltd Series data synchronizing system
JPS59221045A (en) * 1983-05-30 1984-12-12 Toshiba Corp Timing control system of data transmission and reception
JPS60200636A (en) * 1984-03-26 1985-10-11 Hitachi Ltd Phase difference absorbing and transmitting system
JPS62112230U (en) * 1986-01-07 1987-07-17
JP2015503306A (en) * 2011-12-19 2015-01-29 ヴァレオ システム ドゥ コントロール モトゥール Method of communication between at least one first system and at least one second system

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS574630A (en) * 1980-06-12 1982-01-11 Fujitsu Ltd Series data synchronizing system
JPS59221045A (en) * 1983-05-30 1984-12-12 Toshiba Corp Timing control system of data transmission and reception
JPS60200636A (en) * 1984-03-26 1985-10-11 Hitachi Ltd Phase difference absorbing and transmitting system
JPS62112230U (en) * 1986-01-07 1987-07-17
JP2015503306A (en) * 2011-12-19 2015-01-29 ヴァレオ システム ドゥ コントロール モトゥール Method of communication between at least one first system and at least one second system
US10673540B2 (en) 2011-12-19 2020-06-02 Valeo Systemes De Controle Moteur Method for communicating between at least one first system and at least one second system

Similar Documents

Publication Publication Date Title
JPS5244107A (en) High-speed circular/serial data transmission system
JPS5336116A (en) Loop transmission system
JPS5329057A (en) Master slave type flip flop circuit
JPS5261946A (en) Transistor circuit
JPS5226108A (en) Data transmission system
JPS5434602A (en) Holding system for bit synchronization
JPS5276809A (en) Transmitter for data
JPS51124306A (en) Data transmission system
JPS5410653A (en) Pwm modulation system
AU514388B2 (en) Master slave flipflop circuit
JPS5396657A (en) Digital frequency divider circuit
JPS5277569A (en) Logical circuit
JPS5336118A (en) Loop transmission system
JPS524108A (en) Time division multiplex signal transmission system
JPS5299702A (en) Circular serial data transmission device
JPS5396605A (en) Data transmission system
JPS5216107A (en) Signal judging circuit
JPS5223249A (en) Relay flip-flop circuit
JPS537A (en) Multiple transmission system
JPS5389604A (en) Phase ajdustment system
JPS5227237A (en) Fourier converter
JPS5389603A (en) Loop-type data transmission system
JPS5233408A (en) Timing information transmission system
JPS51121242A (en) Frequency divider circuit
JPS5228807A (en) Secret-talk circuit