JPS5783807A - Programmable logic controller - Google Patents
Programmable logic controllerInfo
- Publication number
- JPS5783807A JPS5783807A JP16035480A JP16035480A JPS5783807A JP S5783807 A JPS5783807 A JP S5783807A JP 16035480 A JP16035480 A JP 16035480A JP 16035480 A JP16035480 A JP 16035480A JP S5783807 A JPS5783807 A JP S5783807A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- word
- instruction
- program
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Executing Machine-Instructions (AREA)
- Programmable Controllers (AREA)
Abstract
PURPOSE:To discriminate a two-word instruction in the reverse monitor without changing the instruction word length, by providing a discrimination signal memory addressed in parallel with a program memory by a programmable logic controller (PLC). CONSTITUTION:In the PLC where a two-word instruction where an instruction code and an element number are entered in the first word and numerical data is entered in the second word is defined, a discrimination signal memory 9 which have the same number of words, every one of which consists of a one-bit RAM, as a user program memory 1 is so provided that this memory 9 is addressed in parallel with the memory 1. Before the program execution, a monitor control part 5 reads out respective instructions of the memory 1 successively and decides whether numerical data of the second word constituting a two-word instruction exists or not successively and writes decision results in corresponding addresses of the memory 9. On a basis of data read out from the memory 9, it is discriminated whether the instruction read out from the memory 1 at the program monitor time is data of the second word constituting a two-word instruction or not.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16035480A JPS5783807A (en) | 1980-11-14 | 1980-11-14 | Programmable logic controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16035480A JPS5783807A (en) | 1980-11-14 | 1980-11-14 | Programmable logic controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5783807A true JPS5783807A (en) | 1982-05-25 |
JPS6116085B2 JPS6116085B2 (en) | 1986-04-28 |
Family
ID=15713154
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16035480A Granted JPS5783807A (en) | 1980-11-14 | 1980-11-14 | Programmable logic controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5783807A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56121152A (en) * | 1980-02-27 | 1981-09-22 | Hitachi Ltd | Monitor system of computer program |
-
1980
- 1980-11-14 JP JP16035480A patent/JPS5783807A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56121152A (en) * | 1980-02-27 | 1981-09-22 | Hitachi Ltd | Monitor system of computer program |
Also Published As
Publication number | Publication date |
---|---|
JPS6116085B2 (en) | 1986-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR830006725A (en) | Numerical Control Method | |
JPS56135204A (en) | Programmable controller | |
JPS56162103A (en) | Sequence control device | |
JPS5783807A (en) | Programmable logic controller | |
JPS55124830A (en) | Input and output control system | |
JPS56123069A (en) | Data processing device | |
JPS5781610A (en) | Instruction change system for programmable logic controller | |
JPS57103177A (en) | Read-only memory | |
JPS57169809A (en) | Programmable logic controller | |
JPS56147246A (en) | Program control device | |
JPS57164336A (en) | Processing system for variable word length | |
JPS57134706A (en) | Program selection controller | |
FR2417140A1 (en) | Sequential calculator with PROM - has 8-bit instruction cope with first two bits determining task to be selected for execution from four possible tasks | |
JPS5771054A (en) | Microprogram controller | |
JPS5719869A (en) | Input information processor | |
SU1644091A1 (en) | Time programming device | |
JPS57164350A (en) | Status career storage device | |
JPS57201903A (en) | Plural operation sequence generating system in numerical control device | |
JPS5621258A (en) | Failure storage system in central processing unit | |
JPS57204962A (en) | Programmable logic controller | |
JPS5544663A (en) | Character/pattern generator | |
JPS57197653A (en) | Control device of microprogram | |
JPS57132229A (en) | Direct memory access controller | |
JPS57157371A (en) | Electronic cash register | |
JPS5769413A (en) | Programmable logic controller |