JPS57204962A - Programmable logic controller - Google Patents
Programmable logic controllerInfo
- Publication number
- JPS57204962A JPS57204962A JP9026481A JP9026481A JPS57204962A JP S57204962 A JPS57204962 A JP S57204962A JP 9026481 A JP9026481 A JP 9026481A JP 9026481 A JP9026481 A JP 9026481A JP S57204962 A JPS57204962 A JP S57204962A
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- instruction
- instruction execution
- program
- outputted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Executing Machine-Instructions (AREA)
- Multi Processors (AREA)
- Programmable Controllers (AREA)
- Advance Control (AREA)
Abstract
PURPOSE:To address the second and following words of an operation instruction immediately when the instruction execution right is transferred from a sequence instruction executing CPU to an operation instruction executing CPU, by providing a specific program counter. CONSTITUTION:A program counter 1 is provided which is counted up alternatively by the instruction execution end signal, which is outputted from the first CPU 15 for sequency instruction execution for every instruction end, or the access signal for a program memory, which is outputted from the second CPU 5 for data operation instruction execution, and designates an address of a program memory 3 with the output of itself. When the instruction execution right is given to the CPU 15, the program counter 1 is counted up by the instruction execution end signal outputted from the CPU 15; and when the instruction excution right to the CPU 5, the access signal is transmitted prescribed times from the CPU 5 to the program, counter 1 to take words constituting a data operation instruction into the CPU 5.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9026481A JPS57204962A (en) | 1981-06-12 | 1981-06-12 | Programmable logic controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9026481A JPS57204962A (en) | 1981-06-12 | 1981-06-12 | Programmable logic controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57204962A true JPS57204962A (en) | 1982-12-15 |
JPS6156820B2 JPS6156820B2 (en) | 1986-12-04 |
Family
ID=13993638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9026481A Granted JPS57204962A (en) | 1981-06-12 | 1981-06-12 | Programmable logic controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57204962A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01166222A (en) * | 1987-12-23 | 1989-06-30 | Matsushita Electric Works Ltd | Arithmetic circuit constitution for program controller |
-
1981
- 1981-06-12 JP JP9026481A patent/JPS57204962A/en active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01166222A (en) * | 1987-12-23 | 1989-06-30 | Matsushita Electric Works Ltd | Arithmetic circuit constitution for program controller |
Also Published As
Publication number | Publication date |
---|---|
JPS6156820B2 (en) | 1986-12-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54117640A (en) | Memory address designation system | |
JPS57204962A (en) | Programmable logic controller | |
JPS53145535A (en) | Universal interface | |
JPS5336439A (en) | Information processor | |
JPS56111905A (en) | Programmable sequence controller | |
JPS5420636A (en) | Computer | |
DE3688506D1 (en) | DATA PROCESSING SYSTEM. | |
JPS5510626A (en) | General controller | |
JPS573139A (en) | Operation processor | |
JPS5360134A (en) | Microprogram control device | |
JPS57166605A (en) | Sequence controller | |
JPS5552128A (en) | Input and output control system for information processing system | |
JPS55159257A (en) | Debugging system | |
JPS57204959A (en) | Sequence controller due to microprocessor | |
JPS5435636A (en) | Program input unit | |
JPS57197653A (en) | Control device of microprogram | |
JPS5769308A (en) | Scan-type programmable logic controller | |
JPS5631143A (en) | Preventing system for program runaway | |
JPS51138140A (en) | Line control memory access control system | |
JPS57191758A (en) | System for storing test program in main storage | |
JPS5561858A (en) | Central operation control unit | |
JPS6419451A (en) | Microprocessor | |
JPS5258438A (en) | Interrupt control unit for computer | |
JPS53110335A (en) | External memory control unit | |
JPS54142025A (en) | Address system |