JPS577933A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPS577933A JPS577933A JP8320580A JP8320580A JPS577933A JP S577933 A JPS577933 A JP S577933A JP 8320580 A JP8320580 A JP 8320580A JP 8320580 A JP8320580 A JP 8320580A JP S577933 A JPS577933 A JP S577933A
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- etching
- etched
- magnitude
- intervals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
- 238000005530 etching Methods 0.000 abstract 6
- 238000005259 measurement Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 239000000758 substrate Substances 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
Abstract
PURPOSE:To observe and judge the dimensions of the pattern to be etched based on the variation in the intervals between the slits, by etching the checking patterns which are so arranged that the intervals between a plurality of the slits have specified relationship with respect to the magnitude of the intervals, together with the pattern to be etched. CONSTITUTION:On the same substrate, are etched the pattern to be etched 1 having a designed central width W and maximum allowable deviation values l and u of the dimensions and the dimension checking patterns 2 at the same time. The checking patterns 2 are so arranged that the intervals between the pattern 2-1 and 2-6 having the designed central width W become gradually larger by DELTAW. That is W3=W and W5=W4+DELTAW. Suppose W=1mum, observe and compare the magnitude of the pattern to be etched after etching, and check the magnitude of the equivalent checking pattern 2-1 after etching. Then check that which interval width after etching correscponds to the magnitude of the checking pattern. Then the deviation of the etching is computed. In this method, the dimensions can be judged by observation without actual measurement of the pattern to be etched after etching.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8320580A JPS577933A (en) | 1980-06-19 | 1980-06-19 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8320580A JPS577933A (en) | 1980-06-19 | 1980-06-19 | Manufacture of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS577933A true JPS577933A (en) | 1982-01-16 |
Family
ID=13795818
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8320580A Pending JPS577933A (en) | 1980-06-19 | 1980-06-19 | Manufacture of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS577933A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS609736U (en) * | 1983-06-30 | 1985-01-23 | 栃木富士産業株式会社 | hub clutch |
US4650744A (en) * | 1984-07-17 | 1987-03-17 | Nec Corporation | Method of manufacturing semiconductor device |
JPS6366934A (en) * | 1986-04-10 | 1988-03-25 | Nec Corp | Manufacture of semiconductor integrated circuit device using check pattern |
JPH0265151A (en) * | 1988-05-17 | 1990-03-05 | British Telecommun Plc <Bt> | Line width loss measuring method |
CN105914160A (en) * | 2016-04-07 | 2016-08-31 | 上海华力微电子有限公司 | Method for improving bonding technology defect between ultrathin stack devices |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52103963A (en) * | 1976-02-26 | 1977-08-31 | Toshiba Corp | Semiconductor device and its manufacturing method |
JPS5427708A (en) * | 1977-08-03 | 1979-03-02 | Pioneer Electronic Corp | Signal compander |
JPS5453864A (en) * | 1977-10-05 | 1979-04-27 | Sanyo Electric Co Ltd | Monitoring method of line widths |
-
1980
- 1980-06-19 JP JP8320580A patent/JPS577933A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS52103963A (en) * | 1976-02-26 | 1977-08-31 | Toshiba Corp | Semiconductor device and its manufacturing method |
JPS5427708A (en) * | 1977-08-03 | 1979-03-02 | Pioneer Electronic Corp | Signal compander |
JPS5453864A (en) * | 1977-10-05 | 1979-04-27 | Sanyo Electric Co Ltd | Monitoring method of line widths |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS609736U (en) * | 1983-06-30 | 1985-01-23 | 栃木富士産業株式会社 | hub clutch |
JPS6345383Y2 (en) * | 1983-06-30 | 1988-11-25 | ||
US4650744A (en) * | 1984-07-17 | 1987-03-17 | Nec Corporation | Method of manufacturing semiconductor device |
US5005071A (en) * | 1984-07-17 | 1991-04-02 | Nec Corporation | Semiconductor device |
JPS6366934A (en) * | 1986-04-10 | 1988-03-25 | Nec Corp | Manufacture of semiconductor integrated circuit device using check pattern |
JPH0265151A (en) * | 1988-05-17 | 1990-03-05 | British Telecommun Plc <Bt> | Line width loss measuring method |
CN105914160A (en) * | 2016-04-07 | 2016-08-31 | 上海华力微电子有限公司 | Method for improving bonding technology defect between ultrathin stack devices |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0126576A3 (en) | Airfoil inspection method | |
BR7706321A (en) | PROCESS AND APPARATUS FOR DETERMINING THE GROUPING POINT OF A CONDUCT IN A DRILLING HOLE | |
JPS577933A (en) | Manufacture of semiconductor device | |
MX159990A (en) | METHOD AND APPARATUS FOR TRANSPORTING, TESTING, MEASURING AND PERFORMING OTHER OPERATIONS ON AN OBJECT IN A SELECTED ORDER | |
ATE21530T1 (en) | PROCESS FOR ETCHING CAVES AND OPENINGS IN SUBSTRATES. | |
JPS5548708A (en) | Multicore connector of optical fiber | |
BR7702837A (en) | PROCESS AND APPARATUS FOR THE DERIVATION OF COMPENSED MEASURES IN A DRILLING HOLE | |
IT8722507A0 (en) | EQUIPMENT AND METHOD OF MEASUREMENT OF TURBINE BLADE PITCH. | |
JPS5599734A (en) | Pattern-sheet for characteristic test of semiconductor element | |
AT367176B (en) | METHOD FOR OPERATING A PUMP TURBINE BETWEEN PARTIAL LOAD AND REVERSE PUMP OPERATION | |
DE59006468D1 (en) | Device for testing electronic components with a charging station, a test station and an unloading station for the components. | |
MY131359A (en) | Method and apparatus for zero force part placement | |
IT1123755B (en) | ELECTRONIC APPARATUS, SUITABLE FOR PERFORMING THE CORRECTION IN CONNECTION WITH A HEMATOCRITE, IN A HEMATOLOGICAL MEASUREMENT EQUIPMENT AND RELATED METHOD | |
JPS544078A (en) | Inspection method of performance of circuit element | |
JPS57115843A (en) | Testing device for wafer | |
JPS5627667A (en) | Method of estimating semiconductor device | |
JPS5651827A (en) | Preparation of semiconductor device | |
JPS5340285A (en) | Detection method for position-matching error | |
JPS5769742A (en) | Inspecting method for accuracy of pattern | |
JPS5290275A (en) | Production of semiconductor device | |
JPS5325382A (en) | Wiring method of lsi | |
DE3776968D1 (en) | ELECTRON BEAM TESTING DEVICE WITH A TESTING DEVICE IN THE FORM OF INTERMEDIATE ELECTRIC LEADS AND METHOD FOR APPLYING THIS TEST CIRCUIT. | |
JPS534476A (en) | Mask alignment method to semiconductor substrate | |
DD134283A1 (en) | INTEGRATED SEMICONDUCTOR CIRCUIT AND METHOD FOR THE PRODUCTION THEREOF | |
DE3885782D1 (en) | Device and method for determining the parameters of components in an equivalent circuit with three connections. |