JPS5759363A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS5759363A
JPS5759363A JP13441380A JP13441380A JPS5759363A JP S5759363 A JPS5759363 A JP S5759363A JP 13441380 A JP13441380 A JP 13441380A JP 13441380 A JP13441380 A JP 13441380A JP S5759363 A JPS5759363 A JP S5759363A
Authority
JP
Japan
Prior art keywords
pellet
sealing
recessed section
section
glass
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13441380A
Other languages
Japanese (ja)
Inventor
Eiji Yamamoto
Hiroshi Tsuneno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP13441380A priority Critical patent/JPS5759363A/en
Publication of JPS5759363A publication Critical patent/JPS5759363A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H01L23/057Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)

Abstract

PURPOSE:To house a large-seized semiconductor pellet by a method wherein a recessed section for housing the large-sized pellet is formed on a ceramic vase in sufficientl large size, glass for sealing is poured between the pellet and a wall surface of the recessed section, a sealing joining section is reinforced and fracture and the lowering of airtight property are prevented. CONSTITUTION:The recessed section 8 for housing the semiconductor pellet 6 is shaped on the ceramic base 1. When the recessed section is shaped in sufficiently large size so that the large-sizd pellet can be housed at that time, the width A of the sealing joining section for sealing by glass of the ceramic base 1 is extremely narrow. In order to avoid the narrowing, the pellet 6 is mounted in the recessed section 8 through adhesives, lead frames 5 are bonded, and one part of a seallng glass layer 3 is poured into the recessed section 8, and used as a sealing joining section for glass sealing. Accordingly, the semiconductor device resists against mechanical and thermal stress, and package structure which can house the large-sizd pellet is formed.
JP13441380A 1980-09-29 1980-09-29 Semiconductor device Pending JPS5759363A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13441380A JPS5759363A (en) 1980-09-29 1980-09-29 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13441380A JPS5759363A (en) 1980-09-29 1980-09-29 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS5759363A true JPS5759363A (en) 1982-04-09

Family

ID=15127796

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13441380A Pending JPS5759363A (en) 1980-09-29 1980-09-29 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5759363A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007315949A (en) * 2006-05-26 2007-12-06 Toshiba Corp Automatic analyzer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007315949A (en) * 2006-05-26 2007-12-06 Toshiba Corp Automatic analyzer

Similar Documents

Publication Publication Date Title
JPS54122990A (en) Manufacture for thin film el panel
GB1334998A (en) Encapsulation of electronic devices
JPS51114886A (en) Photocoupling semiconductor device and its manufacturing process
JPS5536828A (en) Production of liquid crystal display element
JPS5683050A (en) Semiconductor device
JPS5759363A (en) Semiconductor device
JPS5232269A (en) Hermetic sealing method of semiconductor devices
JPS5387192A (en) Production of crystal vibrator
JPS54146986A (en) Package for semiconductor device
JPS53135579A (en) Liquid sealing semiconductor device
JPS53102670A (en) Lead bending method for glass ceramic package type semiconductor device
JPS549582A (en) Sealing method of semiconductor device
JPS5553429A (en) Ceramic package type semiconductor device
JPS52115181A (en) Sealing method for semiconductor devices
JPS5347770A (en) Production of semiconductor device
JPS5491057A (en) Semiconductor device
JPS5377468A (en) Ic bonding sealing method
JPS6415957A (en) Package
JPS5460564A (en) Resin mold semiconductor device
JPS647643A (en) Semiconductor device
JPS51126068A (en) Manufacturing method of semi-conductor equipment
JPS5336471A (en) Manufacture of semiconductor device
JPS5374368A (en) Package for semiconductor device
JPS5436182A (en) Manufacture for semiconductor device
JPS5487183A (en) Package for semiconductor device