JPS5746534A - Waveform shaping circuit - Google Patents
Waveform shaping circuitInfo
- Publication number
- JPS5746534A JPS5746534A JP55122000A JP12200080A JPS5746534A JP S5746534 A JPS5746534 A JP S5746534A JP 55122000 A JP55122000 A JP 55122000A JP 12200080 A JP12200080 A JP 12200080A JP S5746534 A JPS5746534 A JP S5746534A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- becomes
- node
- mosfet
- phi1
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To reduce the chip size to reduce power consumption, by connecting the drain of the first MOSFET and the source of the second MOSFET and by connecting drains of the second and the third MOSFETs. CONSTITUTION:A signal -phi1 of a low voltage system is applied to the gate of the first P channel MOSFET 9, and a signal phi2 of a high voltage system is applied to gates of the second P channel MOSFET and the third N channel MOSFET 11 in common. When the signal phi2 is 0V, a node W becomes -3V because FFTs 10 and 11 are turned off and on, respectively. Next, when the signal -phi1 becomes -1.5V, the FET9 is turned on, and the node W is charged to 0V. Next, when the signal phi2 is -3V still and the signal -phi1 becomes 0V, the node W keeps 0V until the signal phi2 becomes 0V.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55122000A JPS5746534A (en) | 1980-09-03 | 1980-09-03 | Waveform shaping circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55122000A JPS5746534A (en) | 1980-09-03 | 1980-09-03 | Waveform shaping circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5746534A true JPS5746534A (en) | 1982-03-17 |
JPS6347010B2 JPS6347010B2 (en) | 1988-09-20 |
Family
ID=14825074
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55122000A Granted JPS5746534A (en) | 1980-09-03 | 1980-09-03 | Waveform shaping circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5746534A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02198435A (en) * | 1989-01-27 | 1990-08-06 | Konica Corp | Camera with stroboscope |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4948269A (en) * | 1972-09-14 | 1974-05-10 | ||
JPS49122237A (en) * | 1973-03-20 | 1974-11-22 | ||
JPS5317230A (en) * | 1976-07-31 | 1978-02-17 | Toshiba Corp | Delay circuit |
-
1980
- 1980-09-03 JP JP55122000A patent/JPS5746534A/en active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4948269A (en) * | 1972-09-14 | 1974-05-10 | ||
JPS49122237A (en) * | 1973-03-20 | 1974-11-22 | ||
JPS5317230A (en) * | 1976-07-31 | 1978-02-17 | Toshiba Corp | Delay circuit |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02198435A (en) * | 1989-01-27 | 1990-08-06 | Konica Corp | Camera with stroboscope |
JPH0522222B2 (en) * | 1989-01-27 | 1993-03-26 | Konishiroku Photo Ind |
Also Published As
Publication number | Publication date |
---|---|
JPS6347010B2 (en) | 1988-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56108258A (en) | Semiconductor device | |
FI860222A0 (en) | Semiconductor component including high voltage MOS channel transistors and low voltage MOS channel transistors | |
JPS6437797A (en) | Eprom device | |
JPS5737876A (en) | Semiconductor integrated circuit apparatus | |
ATE77184T1 (en) | INTEGRATED SWITCHED TRANSMISSION CIRCUIT. | |
JPS56124195A (en) | Dynamic shift register circuit | |
JPS5746534A (en) | Waveform shaping circuit | |
FR2379945A1 (en) | Matching circuit for logic systems - has three MOSFETs in drain-source series between supply poles | |
JPS5776925A (en) | Mos type circuit | |
TW344818B (en) | Word line driver circuit | |
JPS5270741A (en) | Mos logical circuit | |
JPS641323A (en) | Switching regulator | |
JPS57192113A (en) | Pulse width modulation amplifying circuit | |
JPS5313852A (en) | Level conversion circuit | |
JPS6441924A (en) | Logic circuit | |
JPS5421249A (en) | Logic circuit | |
JPS57203332A (en) | Lsi input circuit | |
JPS5672532A (en) | Interface circuit | |
FR2310660A2 (en) | Integrated MOS circuit for directional pulse generator - delivers pulse when supply voltage is connected and includes MOSFETS of enrichment and depletion types | |
JPS5686531A (en) | Driving circuit | |
JPS548939A (en) | Semiconductor memory circuit | |
JPS5793731A (en) | Logical level conversion circuit | |
JPS5612772A (en) | Driving circuit device with mos field-effect transistor | |
JPS5644220A (en) | Waveform shaping circuit | |
JPS6284808U (en) |