JPS5736368A - Read and control system for hand written signal - Google Patents
Read and control system for hand written signalInfo
- Publication number
- JPS5736368A JPS5736368A JP11122480A JP11122480A JPS5736368A JP S5736368 A JPS5736368 A JP S5736368A JP 11122480 A JP11122480 A JP 11122480A JP 11122480 A JP11122480 A JP 11122480A JP S5736368 A JPS5736368 A JP S5736368A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- reading
- read
- circuit
- writing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06V—IMAGE OR VIDEO RECOGNITION OR UNDERSTANDING
- G06V10/00—Arrangements for image or video recognition or understanding
- G06V10/10—Image acquisition
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Multimedia (AREA)
- Theoretical Computer Science (AREA)
- Character Input (AREA)
- Character Discrimination (AREA)
Abstract
PURPOSE:To reduce transmission speed and delay and miniaturize the capacity of a buffer memory by installing hysteresis for the decision of the start and stop of reading from the memory, continuing data reading from the memory and reading out data simultaneously with writing in the memory. CONSTITUTION:An encoding circuit 3 encodes a figure including hand written characters on a tablet 1, a buffer memory 4 stores the encoded position information and a buffer memory control circuit 5 controls writing and reading to/from the memory 4. Write and read address counters 511 and 512 which output write and read addresses respectively are installed to the circuit 5 and a comparator 515 compares the difference of outputs between the counters 511 and 512 with a previously set value. After a fixed time, a timer circuit 521 changes the output status of a read control signal generation circuit A and controls the reading of the memory 4 on the basis of the outputs of circuits 515 and 521, making it possible to read out data from the memory 4 simultaneously with writing data in the memory 4.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11122480A JPS5736368A (en) | 1980-08-13 | 1980-08-13 | Read and control system for hand written signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11122480A JPS5736368A (en) | 1980-08-13 | 1980-08-13 | Read and control system for hand written signal |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5736368A true JPS5736368A (en) | 1982-02-27 |
Family
ID=14555678
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11122480A Pending JPS5736368A (en) | 1980-08-13 | 1980-08-13 | Read and control system for hand written signal |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5736368A (en) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49122229A (en) * | 1973-03-22 | 1974-11-22 | ||
JPS51110932A (en) * | 1975-03-25 | 1976-09-30 | Yokogawa Electric Works Ltd | Batsufua rejisuta |
-
1980
- 1980-08-13 JP JP11122480A patent/JPS5736368A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49122229A (en) * | 1973-03-22 | 1974-11-22 | ||
JPS51110932A (en) * | 1975-03-25 | 1976-09-30 | Yokogawa Electric Works Ltd | Batsufua rejisuta |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8606690A1 (en) | Image data buffering circuitry. | |
ES8405568A1 (en) | Digital transmission systems. | |
JPS5736368A (en) | Read and control system for hand written signal | |
JPS55134442A (en) | Data transfer unit | |
JPS56156978A (en) | Memory control system | |
JPS5542383A (en) | Pcm reproducer | |
JPS5744294A (en) | Alternating memory control system | |
JPS54145444A (en) | Control system of buffer memory | |
JPS6443871A (en) | Pcm signal recorder | |
JPS57162026A (en) | Data file controlling system | |
JPS56156981A (en) | Bubble memory device | |
JPS5712498A (en) | Integrated circuit device for memory | |
JPS55115770A (en) | Tone signal production system | |
JPS5730172A (en) | Buffer memory control system | |
SU765878A1 (en) | Long-time memory | |
SU1283850A2 (en) | Buffer storage | |
JPS5476114A (en) | Information signal reproducer | |
JPS6448175A (en) | Address control method for picture memory | |
JPS56105546A (en) | Memory mapping circuit | |
JPS5553758A (en) | Transfer control system for magnetic disk device | |
SU696520A1 (en) | Adaptive device for transmitting information | |
JPS6441599A (en) | Time switch circuit | |
JPS5797171A (en) | Word processor | |
JPS554757A (en) | Error control system of memory unit | |
JPS6467792A (en) | Magnetic bubble memory controller |