JPS5727500A - Memory capacity detecting system - Google Patents

Memory capacity detecting system

Info

Publication number
JPS5727500A
JPS5727500A JP10153380A JP10153380A JPS5727500A JP S5727500 A JPS5727500 A JP S5727500A JP 10153380 A JP10153380 A JP 10153380A JP 10153380 A JP10153380 A JP 10153380A JP S5727500 A JPS5727500 A JP S5727500A
Authority
JP
Japan
Prior art keywords
clear
memory
address
processing
final
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10153380A
Other languages
Japanese (ja)
Other versions
JPS6346461B2 (en
Inventor
Hiroo Miwa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10153380A priority Critical patent/JPS5727500A/en
Publication of JPS5727500A publication Critical patent/JPS5727500A/en
Publication of JPS6346461B2 publication Critical patent/JPS6346461B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646Configuration or reconfiguration
    • G06F12/0684Configuration or reconfiguration with feedback, e.g. presence or absence of unit detected by addressing, overflow detection

Abstract

PURPOSE:To prevent the production in the secondary failure based on the mis- judgement of a memory capacity, by detecting the memory mounting capacity automatically, through the use of a memory clear processing with a clear routine. CONSTITUTION:A memory clear processing is executed according to a clear routine program stored in a memory device 1, and when the clear processing to the memory card 3-n at the final stage is finished, the renewal address as the result of address renewal processing of the clear address corresponding to the final address location of the memory card 3-n does not belong to any of memory cards 3-1, 3-2-3-n causing stop of the address renewal processing. Further, comparing the loading memory capacity data at present with the final clear address information of the memory card 3-n detected with the said clear end signal nonoutput state, and if they are coincided, the said final clear address, that is, loaded capacity data is stored in the fixed address on the memory device 1.
JP10153380A 1980-07-24 1980-07-24 Memory capacity detecting system Granted JPS5727500A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10153380A JPS5727500A (en) 1980-07-24 1980-07-24 Memory capacity detecting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10153380A JPS5727500A (en) 1980-07-24 1980-07-24 Memory capacity detecting system

Publications (2)

Publication Number Publication Date
JPS5727500A true JPS5727500A (en) 1982-02-13
JPS6346461B2 JPS6346461B2 (en) 1988-09-14

Family

ID=14303081

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10153380A Granted JPS5727500A (en) 1980-07-24 1980-07-24 Memory capacity detecting system

Country Status (1)

Country Link
JP (1) JPS5727500A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6121580A (en) * 1984-07-03 1986-01-30 Fujitsu Ltd Reading control system of forms
US4982378A (en) * 1986-12-06 1991-01-01 Tokyo Electric Co., Ltd. Memory capacity detecting device for memory cards

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0211157U (en) * 1988-06-30 1990-01-24

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6121580A (en) * 1984-07-03 1986-01-30 Fujitsu Ltd Reading control system of forms
US4982378A (en) * 1986-12-06 1991-01-01 Tokyo Electric Co., Ltd. Memory capacity detecting device for memory cards

Also Published As

Publication number Publication date
JPS6346461B2 (en) 1988-09-14

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
JPS5724098A (en) Fault detecting system of buffer memory control circuit
JPS5336430A (en) Character print system for program calculator
JPS5727500A (en) Memory capacity detecting system
JPS577690A (en) Initial program loading system
JPS5744294A (en) Alternating memory control system
JPS5326632A (en) Common memory control unit
JPS5730200A (en) Information processing system
JPS57105877A (en) Stack memory device
JPS5753898A (en) Semiconductor storage device
JPS56110164A (en) Logging error control system
JPS5769460A (en) Data saving control system
JPS55134566A (en) Read/write system for magnetic card of magnetic card telephone set
JPS57193837A (en) Retrieval system for data record having a plurality of keys
JPS56127269A (en) Totalizing system based on time band
EP0267663A3 (en) Weighing system
JPS5346234A (en) Memory capacity detecting system for main memory unit
JPS5736500A (en) Memory check system
JPS5699550A (en) Information processing unit
JPS6476343A (en) Cache memory control system
JPS57103180A (en) Cash memory control system
JPS6470842A (en) Data control system
JPS57200983A (en) Stacker control system
JPS6488632A (en) Information processor
JPS5786954A (en) Software subroutine link system