JPS57200983A - Stacker control system - Google Patents
Stacker control systemInfo
- Publication number
- JPS57200983A JPS57200983A JP56084857A JP8485781A JPS57200983A JP S57200983 A JPS57200983 A JP S57200983A JP 56084857 A JP56084857 A JP 56084857A JP 8485781 A JP8485781 A JP 8485781A JP S57200983 A JPS57200983 A JP S57200983A
- Authority
- JP
- Japan
- Prior art keywords
- stacker
- written
- state
- return address
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Executing Machine-Instructions (AREA)
Abstract
PURPOSE:To generate a nest exceeding the capacity of a stacker, by saving the contents of the stacker when write has been executed in a state that the stacker is full, and returning the saved information to the stacker when read-out has been executed in a state that the stacker is idle. CONSTITUTION:When processing jumps to a subroutine (a) by a call instruction of this program in a state that a stacker pointer STP is ''00'' and an address of a stacker STK is ''0'', the pointer is added by ''1'', and a return address A of this program is written in the stacker address ''0''. In case when the call instruction is given in the course of running of the subroutine (a), a return address B is written, and a return address C is further written in a state that the stacker is full, its contents are saved into a main storage device MS, and the return address C is written. Subsequently, when the subroutine C ends, the pointer is subtracted by ''1'', the return address C is read out, and also the return addresses A, B in the MS are restored and read out continuously. In this way, a nest exceeding the capacity of the stacker is generated.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56084857A JPS57200983A (en) | 1981-06-02 | 1981-06-02 | Stacker control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56084857A JPS57200983A (en) | 1981-06-02 | 1981-06-02 | Stacker control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57200983A true JPS57200983A (en) | 1982-12-09 |
Family
ID=13842475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56084857A Pending JPS57200983A (en) | 1981-06-02 | 1981-06-02 | Stacker control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57200983A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61216035A (en) * | 1985-03-22 | 1986-09-25 | Mitsubishi Electric Corp | Method for processing overflow of address stack |
JP2008282105A (en) * | 2007-05-08 | 2008-11-20 | Fujitsu Microelectronics Ltd | Microprocessor and register saving method |
-
1981
- 1981-06-02 JP JP56084857A patent/JPS57200983A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61216035A (en) * | 1985-03-22 | 1986-09-25 | Mitsubishi Electric Corp | Method for processing overflow of address stack |
JP2008282105A (en) * | 2007-05-08 | 2008-11-20 | Fujitsu Microelectronics Ltd | Microprocessor and register saving method |
US8484446B2 (en) | 2007-05-08 | 2013-07-09 | Fujitsu Semiconductor Limited | Microprocessor saving data stored in register and register saving method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56140452A (en) | Memory protection system | |
JPS57200983A (en) | Stacker control system | |
JPS54122059A (en) | Inter-processor information transfer system | |
JPS5760451A (en) | Fixed data read-out system | |
JPS57200984A (en) | Information stack system | |
JPS5759260A (en) | Microcomputer | |
JPS57109055A (en) | Readout control system for microinstruction | |
JPS5563453A (en) | Memory system | |
JPS5785148A (en) | Instruction sequence control device | |
JPS57101945A (en) | Control system of information processor | |
JPS5713563A (en) | Data access system in auxiliary memory device | |
JPS5737795A (en) | Read-only memory element | |
JPS5769460A (en) | Data saving control system | |
JPS5614358A (en) | Operation log storing system | |
JPS56162151A (en) | Information processing device | |
JPS5750378A (en) | Control system of data processor | |
JPS57100547A (en) | Log-out control system | |
JPS5549752A (en) | Microprogram control unit | |
JPS56123043A (en) | Address stop circuit of data processor | |
JPS5725054A (en) | Memory access control system | |
JPS5462735A (en) | Memory control system | |
JPS54161859A (en) | Program indexing system | |
JPS5743222A (en) | Input and output processing system | |
JPS5727340A (en) | List processor | |
JPS5713551A (en) | Data processing equipment |