JPS5726459A - Glass-sealed semiconductor device - Google Patents

Glass-sealed semiconductor device

Info

Publication number
JPS5726459A
JPS5726459A JP10146980A JP10146980A JPS5726459A JP S5726459 A JPS5726459 A JP S5726459A JP 10146980 A JP10146980 A JP 10146980A JP 10146980 A JP10146980 A JP 10146980A JP S5726459 A JPS5726459 A JP S5726459A
Authority
JP
Japan
Prior art keywords
glass
lead frame
semiconductor device
pellet
sealed semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10146980A
Other languages
Japanese (ja)
Inventor
Akiyuki Motoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP10146980A priority Critical patent/JPS5726459A/en
Publication of JPS5726459A publication Critical patent/JPS5726459A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/10Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item

Abstract

PURPOSE:To eliminate the improper bonding of a glass-sealed semiconductor device by bending the end of a glass-sealed lead to be connected to a semiconductor pellet toward the base side. CONSTITUTION:The end of a lead frame 3 to be bonded is bent, and is contacted with the pellet mounting part of the ceramic base. When the base 1 and the lead frame 3 are bonded solderlessly via glasses 2, 2', the height of the leads become equal at the length h of the bent part. Accordingly, the improper bonding does not occur between the pellet 4 and the fine wire 5 of the lead frame 3, thereby improving the reliability.
JP10146980A 1980-07-24 1980-07-24 Glass-sealed semiconductor device Pending JPS5726459A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10146980A JPS5726459A (en) 1980-07-24 1980-07-24 Glass-sealed semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10146980A JPS5726459A (en) 1980-07-24 1980-07-24 Glass-sealed semiconductor device

Publications (1)

Publication Number Publication Date
JPS5726459A true JPS5726459A (en) 1982-02-12

Family

ID=14301572

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10146980A Pending JPS5726459A (en) 1980-07-24 1980-07-24 Glass-sealed semiconductor device

Country Status (1)

Country Link
JP (1) JPS5726459A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5034044A (en) * 1988-05-11 1991-07-23 General Electric Company Method of bonding a silicon package for a power semiconductor device
US5133795A (en) * 1986-11-04 1992-07-28 General Electric Company Method of making a silicon package for a power semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5133795A (en) * 1986-11-04 1992-07-28 General Electric Company Method of making a silicon package for a power semiconductor device
US5034044A (en) * 1988-05-11 1991-07-23 General Electric Company Method of bonding a silicon package for a power semiconductor device

Similar Documents

Publication Publication Date Title
MY120226A (en) Thin type semiconductor device, module structure using the device and method of mounting the device on board.
JPS57176751A (en) Semiconductor device
EP0078606A3 (en) A semiconductor assembly with wire support
JPS5766655A (en) Lead frame for semiconductor device
JPS5726459A (en) Glass-sealed semiconductor device
JPS5727050A (en) Lead frame and semiconductor device using said lead frame
JPS5763850A (en) Semiconductor device
JPS57164548A (en) Semiconductor device
JPS577953A (en) Semiconductor device
JPS5649535A (en) Bonding wire for semiconductor device
JPS5785244A (en) Semiconductor device
JPS57155757A (en) Semiconductor device
JPS5768088A (en) Photosemiconductor device
JPS57210654A (en) Semiconductor device and manufacture thereof
JPS5723254A (en) Semiconductor device
JPS6427236A (en) Wire bonding method
JPS54114975A (en) Semiconductor device
JPS5623768A (en) Semiconductor device
JPS5766656A (en) Lead frame for semiconductor device
JPS5745939A (en) Semiconductor device
JPS5790992A (en) Semiconductor laser device
JPS5772337A (en) Semiconductor device
SE7415064L (en)
JPS5375859A (en) Glass sealing semiconductor
JPS5640265A (en) Lead frame for semiconductor device