JPS5725747A - Transmission control system of time division data - Google Patents

Transmission control system of time division data

Info

Publication number
JPS5725747A
JPS5725747A JP10074380A JP10074380A JPS5725747A JP S5725747 A JPS5725747 A JP S5725747A JP 10074380 A JP10074380 A JP 10074380A JP 10074380 A JP10074380 A JP 10074380A JP S5725747 A JPS5725747 A JP S5725747A
Authority
JP
Japan
Prior art keywords
transmission
data
slot
transferred
transmission control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10074380A
Other languages
Japanese (ja)
Inventor
Tsutomu Iwahashi
Shigeru Honda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP10074380A priority Critical patent/JPS5725747A/en
Publication of JPS5725747A publication Critical patent/JPS5725747A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/10—Arrangements for initial synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

PURPOSE:To realize a transmission control system having a high using efficiency, by giving a slot No. to each of the data which are transferred en bloc to a communiation controller from a computer. CONSTITUTION:A transfer interruption signal 15 is applied to a computer 1 by a data transfer start pulse 13, and the data to be sent are transferred en bloc. When a transmission end pulse 24 of the first data is applied to a transmission control processor 8 in the form of an interruption of transmission, the processor 8 checks a transmission buffer and writes a transmission slot No.25 given to the data into a slot No. holding register 21. When this value coincides with a slot counter output 14 given from a slot synchronizing device 4, a transmission slot pulse 12 is applied to a shift register 11 via a gate 22a to start the transmission. For transmission of the first data, if the transmission is unfinished for the data to be transmitted with the corresponding frame when the transfer of the first data is finished, the transmission slot No. is written for the first data that is transferred in the timing when the transmission of the last data of the frame is finished.
JP10074380A 1980-07-21 1980-07-21 Transmission control system of time division data Pending JPS5725747A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10074380A JPS5725747A (en) 1980-07-21 1980-07-21 Transmission control system of time division data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10074380A JPS5725747A (en) 1980-07-21 1980-07-21 Transmission control system of time division data

Publications (1)

Publication Number Publication Date
JPS5725747A true JPS5725747A (en) 1982-02-10

Family

ID=14282025

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10074380A Pending JPS5725747A (en) 1980-07-21 1980-07-21 Transmission control system of time division data

Country Status (1)

Country Link
JP (1) JPS5725747A (en)

Similar Documents

Publication Publication Date Title
ATE77025T1 (en) DATA STREAM SYNCHRONIZERS.
JPS5725747A (en) Transmission control system of time division data
JPS5743221A (en) Data transfer system
JPS5718150A (en) Time-division data receiving and transferring method
JPS56149629A (en) Information processor
JPS57117035A (en) Data transfer device of asynchronous device
JPS5228242A (en) Multicomputer system
JPS5760435A (en) Data transfer controlling system
JPS5610753A (en) Buffer control system
JPS6431252A (en) Data bus width transformer
JPS5530224A (en) Received-data detecting method of data transmission
JPS587956A (en) Data transmitting system
JPS57174740A (en) Memory controlling method
JPS57101928A (en) Interruption controlling system
JPS54160113A (en) Signal transmission system
JPS5643850A (en) Intermultiplexer communication control system
JPS56118137A (en) Input device for digital signal
JPS6488669A (en) Dma transfer control table prereading system
JPS5773435A (en) Channel buffer control system
JPS61217828A (en) Bus system
JPS5662463A (en) Dummy bit addition system to facsimile video signal
JPS643706A (en) Controller
JPS56114026A (en) Data processor
JPS5478635A (en) Data transfer control circuit
JPS56114025A (en) Parallel bus control system