JPS57202150A - Reception information checking method - Google Patents

Reception information checking method

Info

Publication number
JPS57202150A
JPS57202150A JP56087347A JP8734781A JPS57202150A JP S57202150 A JPS57202150 A JP S57202150A JP 56087347 A JP56087347 A JP 56087347A JP 8734781 A JP8734781 A JP 8734781A JP S57202150 A JPS57202150 A JP S57202150A
Authority
JP
Japan
Prior art keywords
terminal device
main controller
transmitted
information
reception information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56087347A
Other languages
Japanese (ja)
Other versions
JPS6342974B2 (en
Inventor
Hideaki Aya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Omron Corp
Original Assignee
Tateisi Electronics Co
Omron Tateisi Electronics Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tateisi Electronics Co, Omron Tateisi Electronics Co filed Critical Tateisi Electronics Co
Priority to JP56087347A priority Critical patent/JPS57202150A/en
Publication of JPS57202150A publication Critical patent/JPS57202150A/en
Publication of JPS6342974B2 publication Critical patent/JPS6342974B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Detection And Correction Of Errors (AREA)
  • Error Detection And Correction (AREA)

Abstract

PURPOSE:To simplify a program of a CPU and to perform the check processing in a short time, by checking whether or not the reception information has an error through the addition processing only. CONSTITUTION:A main controller 1 and a terminal device 2 are both provided with a line controller for correspondence and a CPU and they corresponds with each other. The information including an instruction to control the terminal device 2 is transmitted from the main controller 1 to the terminal device 2 and various data generated at the terminal device 2 are transmitted from the terminal device 2 to the main controller 1. In the correspondence between the main controller 1 and the terminal device 2, to check whether or not the information is correctly transmitted, a 2-byte CRC code produced with the CRC operation equation f=X<16>+X<m>+X<l>+1 (where; 16>m>=9, l<=8; m and l are positive integers) is added to the text of a plurality of bytes, and the error check in the received information is made by adding the codes.
JP56087347A 1981-06-05 1981-06-05 Reception information checking method Granted JPS57202150A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56087347A JPS57202150A (en) 1981-06-05 1981-06-05 Reception information checking method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56087347A JPS57202150A (en) 1981-06-05 1981-06-05 Reception information checking method

Publications (2)

Publication Number Publication Date
JPS57202150A true JPS57202150A (en) 1982-12-10
JPS6342974B2 JPS6342974B2 (en) 1988-08-26

Family

ID=13912334

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56087347A Granted JPS57202150A (en) 1981-06-05 1981-06-05 Reception information checking method

Country Status (1)

Country Link
JP (1) JPS57202150A (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0425672A (en) * 1990-05-16 1992-01-29 Nippon Pillar Packing Co Ltd Noncontact mechanical seal with vibro-isolating mechanism

Also Published As

Publication number Publication date
JPS6342974B2 (en) 1988-08-26

Similar Documents

Publication Publication Date Title
JPS55161445A (en) Coding and decoding system
EP0102150A3 (en) Data processing system with diagnosis function
JPS57202150A (en) Reception information checking method
JPS57202152A (en) Crc code generating system
JPS57202151A (en) Crc code generating method
JPS5673948A (en) Data transmission control system
JPS57166640A (en) Data transmission converting system of buffer device
JPS5760751A (en) Code transmission method
JPS5720049A (en) Data transmission system
JPS55103656A (en) Information processing system
JPS5325306A (en) Information transm ission system
JPS55150634A (en) Transmission error detecting system of communication control unit
JPS5476033A (en) Interruption method for high-level data transmission control system
JPS6451527A (en) System for data security
JPS545416A (en) Data check system by crc
JPS5553940A (en) Error detection system
JPS5533323A (en) Data transmission check system
JPS5316505A (en) Error control system
JPS5784642A (en) Data transmission controlling system
JPS5452944A (en) Circuit monitor system
JPS6447153A (en) Dummy data and normal data transmission/reception system
KR0148947B1 (en) Data communication method between program builder and chip mounter
JPS5590152A (en) Error control system
JPS5542448A (en) Signal reception/distribution system
KR910003245B1 (en) Method for processing escape sequence in packet assembler/disassembler system