JPS57202140A - Assignment controlling system for satellite line - Google Patents

Assignment controlling system for satellite line

Info

Publication number
JPS57202140A
JPS57202140A JP8660281A JP8660281A JPS57202140A JP S57202140 A JPS57202140 A JP S57202140A JP 8660281 A JP8660281 A JP 8660281A JP 8660281 A JP8660281 A JP 8660281A JP S57202140 A JPS57202140 A JP S57202140A
Authority
JP
Japan
Prior art keywords
lines
terminal station
content
memory
holding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8660281A
Other languages
Japanese (ja)
Other versions
JPS6342980B2 (en
Inventor
Seiichi Nakajima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP8660281A priority Critical patent/JPS57202140A/en
Publication of JPS57202140A publication Critical patent/JPS57202140A/en
Publication of JPS6342980B2 publication Critical patent/JPS6342980B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/14—Relay systems
    • H04B7/15—Active relay systems
    • H04B7/204—Multiple access
    • H04B7/212—Time-division multiple access [TDMA]
    • H04B7/2121—Channels assignment to the different stations
    • H04B7/2123—Variable assignment, e.g. demand assignment

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Radio Relay Systems (AREA)

Abstract

PURPOSE:To avoid a line from being excessively used with a specific terminal station, by permitting the assmignment of lines only when the number of satellite lines to be used is smaller than a predetermied value or if the number of vacant satellite lines is greater than the predetermined value. CONSTITUTION:When a line usage request is received from a terminal station 5, an address corresponding to the terminal station 5 is set to an address line 8, the number of lines used by the terminal station 5 is stored in an address 59 of a memory 50 and the number of holding and stop calls of the terminal station 5 is stored in an address 60 of a memory 51. The content of both the addresses 59 and 60 of the memories 50 and 51 are compared at a comparison circuit 55, and when the condition of the content of the memory 59 (number of lines to be used) < content of the memory 60 (number of times of holding calls) is satisfied, an output 61 of the comparison circuit 55 goes to logical ''1''. Thus, in this case, the terminal station 6 have not used the lines to the number of times of holding calls, then the permission for the assignment of lines is made. Simultaneously, the content of a register 52 indicating the number of vacant lines and the content of a register 53 indicating the number of holding lines are compared at a comparison circuit 54, and if the former is greater than the latter, the assignment of lines can freely be permitted.
JP8660281A 1981-06-05 1981-06-05 Assignment controlling system for satellite line Granted JPS57202140A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8660281A JPS57202140A (en) 1981-06-05 1981-06-05 Assignment controlling system for satellite line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8660281A JPS57202140A (en) 1981-06-05 1981-06-05 Assignment controlling system for satellite line

Publications (2)

Publication Number Publication Date
JPS57202140A true JPS57202140A (en) 1982-12-10
JPS6342980B2 JPS6342980B2 (en) 1988-08-26

Family

ID=13891554

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8660281A Granted JPS57202140A (en) 1981-06-05 1981-06-05 Assignment controlling system for satellite line

Country Status (1)

Country Link
JP (1) JPS57202140A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58131161A (en) * 1982-01-25 1983-08-04 グラコ・インコ−ポレ−テツド Attachment tool for electrostatic painting
JPS59102284A (en) * 1982-12-03 1984-06-13 富士通株式会社 Screen display control system
JPS63280523A (en) * 1987-05-12 1988-11-17 Toshiba Corp Satellite communication system
JPS63290024A (en) * 1987-05-21 1988-11-28 Toshiba Corp Satellite communication system

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58131161A (en) * 1982-01-25 1983-08-04 グラコ・インコ−ポレ−テツド Attachment tool for electrostatic painting
JPH0159022B2 (en) * 1982-01-25 1989-12-14 Graco Inc
JPS59102284A (en) * 1982-12-03 1984-06-13 富士通株式会社 Screen display control system
JPH0516039B2 (en) * 1982-12-03 1993-03-03 Fujitsu Ltd
JPS63280523A (en) * 1987-05-12 1988-11-17 Toshiba Corp Satellite communication system
JPS63290024A (en) * 1987-05-21 1988-11-28 Toshiba Corp Satellite communication system

Also Published As

Publication number Publication date
JPS6342980B2 (en) 1988-08-26

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
ES8103868A1 (en) Access system for memory modules.
JPS57202140A (en) Assignment controlling system for satellite line
JPS57135500A (en) Data memory protecting circuit
JPS5644294A (en) Time division electronic exchange
JPS5743256A (en) Memory which capable of making parallel access
JPS5685130A (en) Rom access circuit
JPS5720831A (en) Local burst transfer controlling system
JPS55136748A (en) Parameter set system for data communication unit
JPS5633749A (en) Address control device
JPS56132888A (en) Representing selection system
JPS5619162A (en) Information protection system
JPS5733472A (en) Memory access control system
JPS6491235A (en) Control system for counter circuit
JPS57209520A (en) Loading system for memory
JPS55105884A (en) Address conversion device
JPS56157518A (en) Communication device between processing devices
JPS57187730A (en) Direct memory access system
JPS5622279A (en) Buffer managing system
JPS5750378A (en) Control system of data processor
JPS5783864A (en) Multiprocessor system
JPS55118290A (en) Connection system for representative of extension
JPS56168256A (en) Data processor
JPS57136241A (en) Data transfer system
JPS5745659A (en) Memory address managing device