JPS57182845A - Digital multiplying circuit - Google Patents
Digital multiplying circuitInfo
- Publication number
- JPS57182845A JPS57182845A JP56069234A JP6923481A JPS57182845A JP S57182845 A JPS57182845 A JP S57182845A JP 56069234 A JP56069234 A JP 56069234A JP 6923481 A JP6923481 A JP 6923481A JP S57182845 A JPS57182845 A JP S57182845A
- Authority
- JP
- Japan
- Prior art keywords
- bits
- holder
- bit
- multiplier
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
- G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers
Landscapes
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Filters That Use Time-Delay Elements (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56069234A JPS57182845A (en) | 1981-05-08 | 1981-05-08 | Digital multiplying circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56069234A JPS57182845A (en) | 1981-05-08 | 1981-05-08 | Digital multiplying circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57182845A true JPS57182845A (en) | 1982-11-10 |
| JPS6150335B2 JPS6150335B2 (enExample) | 1986-11-04 |
Family
ID=13396838
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56069234A Granted JPS57182845A (en) | 1981-05-08 | 1981-05-08 | Digital multiplying circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57182845A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61118012A (ja) * | 1984-11-14 | 1986-06-05 | Sony Corp | デイジタルフイルタ |
-
1981
- 1981-05-08 JP JP56069234A patent/JPS57182845A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61118012A (ja) * | 1984-11-14 | 1986-06-05 | Sony Corp | デイジタルフイルタ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6150335B2 (enExample) | 1986-11-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0111587B1 (en) | Method and apparatus for division operations | |
| EP0103722A2 (en) | Multiplying circuit | |
| JPS6470827A (en) | Apparatus and method for performing shift operation within multipler array circuit | |
| GB1512244A (en) | Digital filter | |
| US4122527A (en) | Emitter coupled multiplier array | |
| TW347513B (en) | A novel division algorithm for floating point or integer numbers | |
| US4158889A (en) | Calculator for calculating ax with the base a of any positive number by calculating common logarithm of a | |
| JPS57182845A (en) | Digital multiplying circuit | |
| CA2037219A1 (en) | Electronic circuit for generating error detection codes for digital signals | |
| US4658239A (en) | Differential pulse code modulation coder | |
| JPS57150217A (en) | Digital signal processing circuit | |
| US4016560A (en) | Fractional binary to decimal converter | |
| JPS5557948A (en) | Digital adder | |
| EP0153108A3 (en) | Decimal digit processing apparatus | |
| JPS57204931A (en) | Nonlinear converter | |
| KR880001011B1 (ko) | 유한필드내의 곱셈 처리방법 | |
| JPS6453229A (en) | Multiplication system | |
| JPS5663649A (en) | Parallel multiplication apparatus | |
| JPS5764864A (en) | Digital arithmetic circuit | |
| JPS56143051A (en) | Data shift circuit | |
| JPS57206963A (en) | Multiplier/divider | |
| JPS568915A (en) | Nonlinear distortion reducing circuit of digital filter | |
| JPS6473911A (en) | Digital filter | |
| SU1156069A1 (ru) | Устройство масштабировани цифрового дифференциального анализатора | |
| JPS54162936A (en) | Data processor |