JPS57176438A - Data transfer controlling system - Google Patents

Data transfer controlling system

Info

Publication number
JPS57176438A
JPS57176438A JP4514281A JP4514281A JPS57176438A JP S57176438 A JPS57176438 A JP S57176438A JP 4514281 A JP4514281 A JP 4514281A JP 4514281 A JP4514281 A JP 4514281A JP S57176438 A JPS57176438 A JP S57176438A
Authority
JP
Japan
Prior art keywords
signal
transfer
data transfer
data
microprogram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4514281A
Other languages
Japanese (ja)
Other versions
JPS6044713B2 (en
Inventor
Seiichi Sugaya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4514281A priority Critical patent/JPS6044713B2/en
Publication of JPS57176438A publication Critical patent/JPS57176438A/en
Publication of JPS6044713B2 publication Critical patent/JPS6044713B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

PURPOSE:To connect devices with different interface rules to a single controller, by dynamically changing the function of a data transfer controlling hardware with a value of a register possible for setting and resetting from a microprogram. CONSTITUTION:A transfer timing is informed to a transfer controller 1 from an input and output device 2 with a strobe signal Si4, response is made with a strobe signal SO3 from the device 1, and data are mutually transferred via data buses 5 and 6. The device 1 is provided with delay circuits 85, 86 and 87, and a rising detection signal (e) of a signal Si and a delay time signal (f) to form a asynchronizing timing signal formation are switchable with a value of a register 90 possible for setting and resetting with a microprogram and are given to a transfer timing generating circuit. Thus, the function of the hardware controlling the data transfer is dynamically changeable, allowing to connect a plurality of devices with different interface rules to a single controller.
JP4514281A 1981-03-27 1981-03-27 Data transfer control method Expired JPS6044713B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4514281A JPS6044713B2 (en) 1981-03-27 1981-03-27 Data transfer control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4514281A JPS6044713B2 (en) 1981-03-27 1981-03-27 Data transfer control method

Publications (2)

Publication Number Publication Date
JPS57176438A true JPS57176438A (en) 1982-10-29
JPS6044713B2 JPS6044713B2 (en) 1985-10-04

Family

ID=12711023

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4514281A Expired JPS6044713B2 (en) 1981-03-27 1981-03-27 Data transfer control method

Country Status (1)

Country Link
JP (1) JPS6044713B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2554168Y2 (en) * 1994-05-13 1997-11-12 株式会社飛弾製作所 Stick cosmetic container

Also Published As

Publication number Publication date
JPS6044713B2 (en) 1985-10-04

Similar Documents

Publication Publication Date Title
KR900005311A (en) Interrupt Control Device
KR860008498A (en) In-device bus service system (機器 內 bus 利 用 system)
JPS57176438A (en) Data transfer controlling system
JPS57174756A (en) Controlling system for mode setting
FR2315736A1 (en) Transmission system for periodic signals - includes master clock circuit using two main oscillators and auxiliary oscillators
NO880631L (en) PREDICTING TERMINAL COUNTERS.
JPS5723130A (en) Interface control system
JPS5784441A (en) Photometric device
JPS573126A (en) Input and output controlling system
JPS55121521A (en) Data bus control system
JPS57182837A (en) Digital data connecting device
JPS5644921A (en) Bus control system
JPS5739438A (en) Input controlling system
JPS56107616A (en) Control system for time delay rate of signal
JPS5750044A (en) Composite microcontroller system
JPS54122944A (en) Logic circuit
JPS54149438A (en) Sequence control circuit
JPS5690318A (en) Bus sequence control system
JPS57201936A (en) Integrated logical circuit
JPS5536830A (en) Multiprocessor control system of copier
JPH05101008A (en) One-chip microcomputer
JPS57136239A (en) Device address switching system
JPS5525109A (en) Logic circuit
JPS55134402A (en) Process control unit
JPS5560332A (en) Automatic setting delay circuit