JPS57169846A - Logic system - Google Patents
Logic systemInfo
- Publication number
- JPS57169846A JPS57169846A JP56055001A JP5500181A JPS57169846A JP S57169846 A JPS57169846 A JP S57169846A JP 56055001 A JP56055001 A JP 56055001A JP 5500181 A JP5500181 A JP 5500181A JP S57169846 A JPS57169846 A JP S57169846A
- Authority
- JP
- Japan
- Prior art keywords
- shift register
- actuated
- register channel
- auxiliary
- latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
PURPOSE:To decrease the number of additional auxiliary latched down to a half, by setting an auxiliary latch with every 2nd system latch and connecting the auxiliary latch to every 2nd system latch to form the channels of two types of shift registers. CONSTITUTION:The inputs and outputs are connected to each other among system latches L1-L8 to form a shift register channel. In addition to this 1st shift register channel, the 2nd shift register channel of L1-T1-L3-T2-L5-T3-L7 is formed with auxiliary latches T1, T2 and T3. When a gate signal G1 is actuated, the 1st shift register channel of L1-L2-L3-L4-L5-L6-L7-L8 is actuated. Then a gate G2 is actuated, and as a result the 2nd shift register channel can be actuated.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56055001A JPS57169846A (en) | 1981-04-14 | 1981-04-14 | Logic system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56055001A JPS57169846A (en) | 1981-04-14 | 1981-04-14 | Logic system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57169846A true JPS57169846A (en) | 1982-10-19 |
Family
ID=12986410
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56055001A Pending JPS57169846A (en) | 1981-04-14 | 1981-04-14 | Logic system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57169846A (en) |
-
1981
- 1981-04-14 JP JP56055001A patent/JPS57169846A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1433050A (en) | Binary sequencegenerator compositions suitable for use in the production of porous building structu | |
DE3067180D1 (en) | Broadband coupling arrangement | |
JPS6470824A (en) | Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device | |
JPS5668033A (en) | Logic circuit | |
JPS57169846A (en) | Logic system | |
JPS5548898A (en) | Composite latch circuit | |
JPS55115722A (en) | Control unit | |
JPS5627457A (en) | Parity prediction system of shifter | |
GB1354717A (en) | Flip-flop arrangements | |
JPS5698030A (en) | Odd dividing circuit | |
JPS55109028A (en) | Set/reset type flip-flop circuit | |
JPS5671143A (en) | Queue control system | |
JPS566522A (en) | False irregular signal generator | |
JPS5378134A (en) | Output coupling system for logic circuit | |
JPS54122944A (en) | Logic circuit | |
GB1322146A (en) | Phasemeter | |
JPS54158852A (en) | Logic circuit | |
JPS56168268A (en) | Logical circuit having diagnosis clock | |
JPS52124835A (en) | Level conversion circuit | |
JPS5523667A (en) | Counter circuit | |
JPS6448300A (en) | Shift register | |
JPS5519867A (en) | Semiconductor memory | |
JPS5511624A (en) | Holding device of multiple selection signal | |
JPS55129841A (en) | Check circuit for input signal number | |
JPS5362437A (en) | Integrated circuit logic system |