JPS57166726A - Output circuit for boosted signal - Google Patents

Output circuit for boosted signal

Info

Publication number
JPS57166726A
JPS57166726A JP56051413A JP5141381A JPS57166726A JP S57166726 A JPS57166726 A JP S57166726A JP 56051413 A JP56051413 A JP 56051413A JP 5141381 A JP5141381 A JP 5141381A JP S57166726 A JPS57166726 A JP S57166726A
Authority
JP
Japan
Prior art keywords
vcc
phi
charge
signal
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56051413A
Other languages
English (en)
Other versions
JPH038125B2 (ja
Inventor
Mamoru Nakahira
Hideyo Kanayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56051413A priority Critical patent/JPS57166726A/ja
Publication of JPS57166726A publication Critical patent/JPS57166726A/ja
Publication of JPH038125B2 publication Critical patent/JPH038125B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Electronic Switches (AREA)
JP56051413A 1981-04-06 1981-04-06 Output circuit for boosted signal Granted JPS57166726A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56051413A JPS57166726A (en) 1981-04-06 1981-04-06 Output circuit for boosted signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56051413A JPS57166726A (en) 1981-04-06 1981-04-06 Output circuit for boosted signal

Publications (2)

Publication Number Publication Date
JPS57166726A true JPS57166726A (en) 1982-10-14
JPH038125B2 JPH038125B2 (ja) 1991-02-05

Family

ID=12886235

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56051413A Granted JPS57166726A (en) 1981-04-06 1981-04-06 Output circuit for boosted signal

Country Status (1)

Country Link
JP (1) JPS57166726A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6132125A (ja) * 1984-07-25 1986-02-14 Hitachi Ltd 電流制御回路
EP0647944A2 (en) * 1993-10-06 1995-04-12 Nec Corporation Output circuit for multibit-outputting memory circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55136723A (en) * 1979-04-11 1980-10-24 Mitsubishi Electric Corp Booster circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55136723A (en) * 1979-04-11 1980-10-24 Mitsubishi Electric Corp Booster circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6132125A (ja) * 1984-07-25 1986-02-14 Hitachi Ltd 電流制御回路
EP0647944A2 (en) * 1993-10-06 1995-04-12 Nec Corporation Output circuit for multibit-outputting memory circuit
EP0647944A3 (en) * 1993-10-06 1995-08-23 Nec Corp Output circuit for memory circuit with multiple output bits.

Also Published As

Publication number Publication date
JPH038125B2 (ja) 1991-02-05

Similar Documents

Publication Publication Date Title
JPS55115729A (en) Mos transistor circuit
JPS57124946A (en) Pulse detection circuit
JPS57173220A (en) Comparator circuit
ES2107350A1 (es) Circuito de vigilancia y proteccion de microordenador.
JPS5648715A (en) Delay signal generating circuit
JPS57166726A (en) Output circuit for boosted signal
GB1536623A (en) Integrated circuits
JPS5764398A (en) Memory device
JPS57140029A (en) Output circuit
JPS56116330A (en) Output interface circuit
JPS5730189A (en) Ic memory device
JPS57116425A (en) Power-on resetting circuit
JPS57107618A (en) Power amplifier
SU1018208A1 (ru) Генератор пилообразного напр жени
JPS55111158A (en) Semiconductor circuit
SU773859A1 (ru) Вторичный источник питани
JPS57115017A (en) Oscillation circuit
JPS56168433A (en) Charge pump circuit
JPS575420A (en) Delay circuit
JPS5322347A (en) Analogue memory circuit
JPS55149873A (en) Overcurrent detector
JPS5679318A (en) Memory backup circuit
JPS57194634A (en) Complementary circuit
JPS54145581A (en) Driver circuit of clock device
JPS57204646A (en) Light receiving circuit