JPS57157332A - Input and output control system - Google Patents

Input and output control system

Info

Publication number
JPS57157332A
JPS57157332A JP4341581A JP4341581A JPS57157332A JP S57157332 A JPS57157332 A JP S57157332A JP 4341581 A JP4341581 A JP 4341581A JP 4341581 A JP4341581 A JP 4341581A JP S57157332 A JPS57157332 A JP S57157332A
Authority
JP
Japan
Prior art keywords
data
control section
format
sector
share
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4341581A
Other languages
Japanese (ja)
Other versions
JPS6024978B2 (en
Inventor
Akitaka Kadowaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP4341581A priority Critical patent/JPS6024978B2/en
Publication of JPS57157332A publication Critical patent/JPS57157332A/en
Publication of JPS6024978B2 publication Critical patent/JPS6024978B2/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To transfer a prescribed amount of data with a simple constitution and to obtain coordination with data on a data buffer, by using the contents of format counter of a format control section with a data transfer control section. CONSTITUTION:A channel 2 is provided with a format control section 3 and a data transfer control section 4, and a value for one sector's share(256-byte) is preset to a format counter(FC) 6 of the format control section 3, -1 is given every time of write of one-byte, a signal ST is given just before the write for one sector's share, and a comparison circuit 11 is made effective. The data transfer control section 4 always manages the number of data bytes present on data buffers 5-0-5-N, the number of bytes BC is compared with the content of the said FC6 at the said comparison circuit, and when the data for one sector's share is transferred on the data buffer, a comparison circuit 10 turns off a gate 9. Thus, the contents of the FC6 can be used by the data transfer control section 4.
JP4341581A 1981-03-25 1981-03-25 input/output control system Expired JPS6024978B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4341581A JPS6024978B2 (en) 1981-03-25 1981-03-25 input/output control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4341581A JPS6024978B2 (en) 1981-03-25 1981-03-25 input/output control system

Publications (2)

Publication Number Publication Date
JPS57157332A true JPS57157332A (en) 1982-09-28
JPS6024978B2 JPS6024978B2 (en) 1985-06-15

Family

ID=12663080

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4341581A Expired JPS6024978B2 (en) 1981-03-25 1981-03-25 input/output control system

Country Status (1)

Country Link
JP (1) JPS6024978B2 (en)

Also Published As

Publication number Publication date
JPS6024978B2 (en) 1985-06-15

Similar Documents

Publication Publication Date Title
JPS5668859A (en) Communication system between computer systems
JPS57117027A (en) Signal sending and receiving circuit
JPS57157332A (en) Input and output control system
JPS5743221A (en) Data transfer system
JPS53126828A (en) Storage control unit
JPS54531A (en) Channel control system
JPS545636A (en) Input/output control system for electronic computer
JPS53139941A (en) Connection system for input and output control unit
JPS5474640A (en) Channel unit
JPS54159804A (en) Multiple address data transfer unit
JPS5752933A (en) Input and output control system
JPS52150944A (en) Information transfer control unit
JPS5528107A (en) Trnsmission and reception method of signal
JPS5424552A (en) Transfer system of dma data
JPS53103332A (en) Input/output control system for information processor
JPS5783836A (en) Check system for data transferring error
JPS5541560A (en) Data transfer system of variable burst mode
JPS6428763A (en) Data transfer system
JPS56114055A (en) Bulk transfer speed converter
JPS5730018A (en) Input and output control system
JPS5585157A (en) Intelligent packet exchange processor
JPS57101930A (en) Data transfer quantity designation system
JPS54134523A (en) Byte switching transfer system of disc
JPS5361941A (en) Information processing system
JPS53114626A (en) Data input device