JPS5541560A - Data transfer system of variable burst mode - Google Patents

Data transfer system of variable burst mode

Info

Publication number
JPS5541560A
JPS5541560A JP11492178A JP11492178A JPS5541560A JP S5541560 A JPS5541560 A JP S5541560A JP 11492178 A JP11492178 A JP 11492178A JP 11492178 A JP11492178 A JP 11492178A JP S5541560 A JPS5541560 A JP S5541560A
Authority
JP
Japan
Prior art keywords
data
read
inputted
line
data transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11492178A
Other languages
Japanese (ja)
Inventor
Ryoichi Sugano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP11492178A priority Critical patent/JPS5541560A/en
Publication of JPS5541560A publication Critical patent/JPS5541560A/en
Pending legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)

Abstract

PURPOSE: To increase the processing speed for read and write to I/O devices and reduce a buffer circuit by transferring data to a central processing unit (CPU) while reading data from I/O devices.
CONSTITUTION: When a read instruction is transferred from a CPU, a control circuit operates to turn on the read gate for a device by the control signal of 5-byte group buffer circuit 5. The device transfers read data from the turning-on time by this signal. Data is inputted to serial/parallel conversion circuit 9 through read data line 1 and is converted from serial to parallel by block line 4 and is inputted to buffer group 10 through data line 2. When one-byte components of data are inputted, they are set to B1 by the control signal of control line 6 and are shifted successively and are set to final-stage B6.
COPYRIGHT: (C)1980,JPO&Japio
JP11492178A 1978-09-19 1978-09-19 Data transfer system of variable burst mode Pending JPS5541560A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11492178A JPS5541560A (en) 1978-09-19 1978-09-19 Data transfer system of variable burst mode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11492178A JPS5541560A (en) 1978-09-19 1978-09-19 Data transfer system of variable burst mode

Publications (1)

Publication Number Publication Date
JPS5541560A true JPS5541560A (en) 1980-03-24

Family

ID=14649952

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11492178A Pending JPS5541560A (en) 1978-09-19 1978-09-19 Data transfer system of variable burst mode

Country Status (1)

Country Link
JP (1) JPS5541560A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS593597U (en) * 1982-06-30 1984-01-11 日産自動車株式会社 High frequency noise removal device

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5361240A (en) * 1976-11-12 1978-06-01 Fujitsu Ltd Data transfer control system
JPS544028A (en) * 1977-06-10 1979-01-12 Nec Corp Direct memory access unit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5361240A (en) * 1976-11-12 1978-06-01 Fujitsu Ltd Data transfer control system
JPS544028A (en) * 1977-06-10 1979-01-12 Nec Corp Direct memory access unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS593597U (en) * 1982-06-30 1984-01-11 日産自動車株式会社 High frequency noise removal device

Similar Documents

Publication Publication Date Title
JPS57105879A (en) Control system for storage device
JPS5790740A (en) Information transfer device
JPS5541560A (en) Data transfer system of variable burst mode
JPS54146555A (en) Data transfer system between processors
JPS5510614A (en) Controller
JPS558605A (en) Data processing system
JPS54161854A (en) Input/output control system for information processor
JPS52153634A (en) Information transfer system
JPS52150944A (en) Information transfer control unit
JPS55121520A (en) Input-output control system
JPS57147749A (en) Picture data transfer device
JPS57127259A (en) System for high-speed data transfer
JPS54150052A (en) Diagnosis system
JPS5532109A (en) Data transfer system
JPS569822A (en) Input-output channel controller
JPS5498134A (en) Input/output control system
JPS55110325A (en) Data transfer system of microprocessor
JPS5366132A (en) Information transfer control system
JPS5528107A (en) Trnsmission and reception method of signal
JPS54110744A (en) Control system for control gate
JPS535541A (en) Information transfer system between units
JPS54107236A (en) Micro instruction controller
JPS53103333A (en) Input/output control system for information processor
JPS55105724A (en) Connection control unit for data processing system
JPS5351935A (en) Information transfer control system