JPS57154981A - Artificial interlacing circuit - Google Patents

Artificial interlacing circuit

Info

Publication number
JPS57154981A
JPS57154981A JP56041204A JP4120481A JPS57154981A JP S57154981 A JPS57154981 A JP S57154981A JP 56041204 A JP56041204 A JP 56041204A JP 4120481 A JP4120481 A JP 4120481A JP S57154981 A JPS57154981 A JP S57154981A
Authority
JP
Japan
Prior art keywords
read
shift
display
output
video signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56041204A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6343950B2 (enrdf_load_stackoverflow
Inventor
Yoshio Yasumoto
Masaaki Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56041204A priority Critical patent/JPS57154981A/ja
Publication of JPS57154981A publication Critical patent/JPS57154981A/ja
Publication of JPS6343950B2 publication Critical patent/JPS6343950B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00Television systems
    • H04N7/01Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Studio Circuits (AREA)
JP56041204A 1981-03-19 1981-03-19 Artificial interlacing circuit Granted JPS57154981A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56041204A JPS57154981A (en) 1981-03-19 1981-03-19 Artificial interlacing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56041204A JPS57154981A (en) 1981-03-19 1981-03-19 Artificial interlacing circuit

Publications (2)

Publication Number Publication Date
JPS57154981A true JPS57154981A (en) 1982-09-24
JPS6343950B2 JPS6343950B2 (enrdf_load_stackoverflow) 1988-09-01

Family

ID=12601880

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56041204A Granted JPS57154981A (en) 1981-03-19 1981-03-19 Artificial interlacing circuit

Country Status (1)

Country Link
JP (1) JPS57154981A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6446377A (en) * 1987-08-14 1989-02-20 Sony Corp Picture signal processor
JPH02226972A (ja) * 1989-02-28 1990-09-10 Canon Inc ビデオ信号処理回路
US5387945A (en) * 1988-07-13 1995-02-07 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video streams upon a background video data stream
US5929870A (en) * 1988-07-13 1999-07-27 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video data streams upon a background video data stream

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53105933A (en) * 1977-02-28 1978-09-14 Hitachi Ltd Television receiver equipped with picture magnifying function
JPS5543684A (en) * 1978-09-21 1980-03-27 Mitsubishi Electric Corp Picture display device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53105933A (en) * 1977-02-28 1978-09-14 Hitachi Ltd Television receiver equipped with picture magnifying function
JPS5543684A (en) * 1978-09-21 1980-03-27 Mitsubishi Electric Corp Picture display device

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6446377A (en) * 1987-08-14 1989-02-20 Sony Corp Picture signal processor
US5387945A (en) * 1988-07-13 1995-02-07 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video streams upon a background video data stream
US5793439A (en) * 1988-07-13 1998-08-11 Seiko Epson Corporation Image control device for use in a video multiplexing system for superimposition of scalable video data streams upon a background video data stream
US5929870A (en) * 1988-07-13 1999-07-27 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video data streams upon a background video data stream
US5929933A (en) * 1988-07-13 1999-07-27 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video data streams upon a background video data stream
USRE37879E1 (en) 1988-07-13 2002-10-15 Seiko Epson Corporation Image control device for use in a video multiplexing system for superimposition of scalable video data streams upon a background video data stream
JPH02226972A (ja) * 1989-02-28 1990-09-10 Canon Inc ビデオ信号処理回路

Also Published As

Publication number Publication date
JPS6343950B2 (enrdf_load_stackoverflow) 1988-09-01

Similar Documents

Publication Publication Date Title
KR890003237A (ko) 디지탈텔레비전 수상기 및 그에 사용되는 데이타 처리 장치
JPS6427087A (en) Semiconductor storage device
JPS57154981A (en) Artificial interlacing circuit
JPS6473892A (en) Reproducing device for stereoscopic image
JPS54112122A (en) Picture display unit
KR920003741A (ko) 비디오 신호 처리방법
JPS5773578A (en) Television receiver
ES8201359A1 (es) Un dispositivo de panel de formacion de imagen de television
JPS5566181A (en) Double-screen display television picture receiver
FI894154A0 (fi) Skenbart linjelaost skrivklocka foer bild-i-bild-videotillaempningar.
JPS5787288A (en) Video signal processing device
US5115312A (en) Double scanning circuit of ID-TV
JPS56132067A (en) Television receiver
KR100232028B1 (ko) 모자이크 효과 발생 장치
JPS5637778A (en) Producing circuit of inserted screen signal
JPS58181346A (ja) デ−タ多重化回路
SU911615A1 (ru) Запоминающее устройство
JPS57154980A (en) Interlacing circuit
JPS5746588A (en) Television receiver
KR900001643B1 (ko) Tv 수상기용 2배 주사화상 처리장치
SU1515182A1 (ru) Устройство дл логической обработки изображений объектов
JPS562790A (en) Still picture display system
JPS6036929Y2 (ja) テレビジヨン受像機
KR100241443B1 (ko) 격행주사 모드-순차주사 모드 변환회로
JPS54134515A (en) Television standard-system converter