JPS57131143A - Timing extracting circuit - Google Patents

Timing extracting circuit

Info

Publication number
JPS57131143A
JPS57131143A JP56015774A JP1577481A JPS57131143A JP S57131143 A JPS57131143 A JP S57131143A JP 56015774 A JP56015774 A JP 56015774A JP 1577481 A JP1577481 A JP 1577481A JP S57131143 A JPS57131143 A JP S57131143A
Authority
JP
Japan
Prior art keywords
output
signal
phase comparing
voltage control
negative
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56015774A
Other languages
Japanese (ja)
Inventor
Akio Sabato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56015774A priority Critical patent/JPS57131143A/en
Publication of JPS57131143A publication Critical patent/JPS57131143A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:To obtain a circuit consisting of simple constitution which requires no 1/2 component of a timing frequency, by improving a phase comparing circuit of a receiving signal and an output of a voltage control oscillator, and obtaining a phase comparing output directly from the receiving signal on which no sine wave is superposed. CONSTITUTION:As for an input signal (a), a variation point in one direction is detected by a differential pulse generator, and negative and positive differential pulses (d), (e) are generated. Each different frequency dividing output (b), (c) of a voltage control oscillator 13 is made to pass through pulse generators 23, 24, a variation point in one direction is detected, negative differential pulses (f), (g) are generated, flip-flops 29-31 are operated in accordance with these signals (b), (c), (d), (e), (f) and (g), and a phase comparing output (m) is obtained from those outputs. A signal having a large positive area, and a negative signal appear as the phase comparing output (m) in case when a variation point of the signal (b) leads that of (a), and when (b) lags (a), respectively, and this output controls the voltage control oscillator 13 after it has been integrated.
JP56015774A 1981-02-06 1981-02-06 Timing extracting circuit Pending JPS57131143A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56015774A JPS57131143A (en) 1981-02-06 1981-02-06 Timing extracting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56015774A JPS57131143A (en) 1981-02-06 1981-02-06 Timing extracting circuit

Publications (1)

Publication Number Publication Date
JPS57131143A true JPS57131143A (en) 1982-08-13

Family

ID=11898149

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56015774A Pending JPS57131143A (en) 1981-02-06 1981-02-06 Timing extracting circuit

Country Status (1)

Country Link
JP (1) JPS57131143A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60180239A (en) * 1984-02-27 1985-09-14 Aiwa Co Ltd Synchronizing clock extracting device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60180239A (en) * 1984-02-27 1985-09-14 Aiwa Co Ltd Synchronizing clock extracting device

Similar Documents

Publication Publication Date Title
SE7907237L (en) phase detection circuit
JPS57131143A (en) Timing extracting circuit
GB1296487A (en)
GB1246980A (en) Generator frequency matcher apparatus using direct sampling
SU661833A1 (en) Clock synchronization device
SU705653A1 (en) Generator of pseudorandom pulse train
JPS533765A (en) Phase synchronous oscillating unit
SU720666A1 (en) Heterodyne frequency automatic control device
JPS5717236A (en) Detector for synchronism
SU902297A1 (en) Device for transmitting frequency-modulated signals
JPS5787241A (en) Phase synchronizing circuit for optional frequency conversion
JPS5643832A (en) Phase synchronizing circuit
SU647876A1 (en) Synchronizing arrangement
SU853817A1 (en) Frequency manipulator
SU849479A1 (en) Bell-shaped pulse shaper
SU543193A1 (en) Device for generating frequency-controlled signals
SU853629A1 (en) Timebase operational amplifier
SU773917A1 (en) Staircase signal generator
SU720680A1 (en) Phase discriminator
SU511683A1 (en) Sync device
SU624350A1 (en) Pulse discriminator
SU834937A1 (en) Frequency multiplier
SU531247A1 (en) Reference oscillation shaping device for a binary phase shift keying (FM) signal
JPS57191727A (en) Clock pulse phase adjusting circuit
JPS54130861A (en) Pll anomaly detection method