JPS57117189A - Programmable read only memory circuit - Google Patents

Programmable read only memory circuit

Info

Publication number
JPS57117189A
JPS57117189A JP18829481A JP18829481A JPS57117189A JP S57117189 A JPS57117189 A JP S57117189A JP 18829481 A JP18829481 A JP 18829481A JP 18829481 A JP18829481 A JP 18829481A JP S57117189 A JPS57117189 A JP S57117189A
Authority
JP
Japan
Prior art keywords
programmable read
memory circuit
memory
programmable
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18829481A
Other languages
English (en)
Other versions
JPH0135439B2 (ja
Inventor
Purinshipi Fuabio
Jii Aamusutorongu Buruusu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Publication of JPS57117189A publication Critical patent/JPS57117189A/ja
Publication of JPH0135439B2 publication Critical patent/JPH0135439B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
    • G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
    • G11C17/18—Auxiliary circuits, e.g. for writing into memory

Landscapes

  • Read Only Memory (AREA)
  • Semiconductor Memories (AREA)
JP18829481A 1980-11-24 1981-11-24 Programmable read only memory circuit Granted JPS57117189A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/210,095 US4385368A (en) 1980-11-24 1980-11-24 Programmable read only memory

Publications (2)

Publication Number Publication Date
JPS57117189A true JPS57117189A (en) 1982-07-21
JPH0135439B2 JPH0135439B2 (ja) 1989-07-25

Family

ID=22781566

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18829481A Granted JPS57117189A (en) 1980-11-24 1981-11-24 Programmable read only memory circuit

Country Status (5)

Country Link
US (1) US4385368A (ja)
JP (1) JPS57117189A (ja)
DE (1) DE3146542A1 (ja)
FR (1) FR2494887B1 (ja)
GB (1) GB2089161B (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60200625A (ja) * 1984-03-26 1985-10-11 Hitachi Ltd デイジタル記録再生装置
JPS62503197A (ja) * 1985-07-09 1987-12-17 モトロ−ラ・インコ−ポレ−テツド プログラマブル固定メモリに適合する行ドライバ回路

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59152594A (ja) * 1983-02-21 1984-08-31 Hitachi Ltd 半導体記憶装置
US4686651A (en) * 1984-11-15 1987-08-11 Raytheon Company Power switched read-only memory
WO1987000338A1 (en) * 1985-07-09 1987-01-15 Motorola, Inc. Programmable read only memory adaptive row driver circuit and output circuit
US4672576A (en) * 1985-07-09 1987-06-09 Motorola, Inc. Programmable read only memory output circuit
US4734885A (en) * 1985-10-17 1988-03-29 Harris Corporation Programming arrangement for programmable devices
JPS62157400A (ja) * 1985-12-27 1987-07-13 Fujitsu Ltd 半導体記憶回路
US4727514A (en) * 1986-02-11 1988-02-23 Texas Instruments Incorporated Programmable memory with memory cells programmed by addressing
US4845679A (en) * 1987-03-30 1989-07-04 Honeywell Inc. Diode-FET logic circuitry
US4859874A (en) * 1987-09-25 1989-08-22 Fairchild Semiconductor Corp. PLA driver with reconfigurable drive
US4943804A (en) * 1988-03-02 1990-07-24 Dallas Semiconductor Corporation Electronic key locking circuitry
US4870401A (en) * 1988-03-02 1989-09-26 Dallas Semiconductor Corporation Electronic key locking circuitry
DE68928112T2 (de) * 1988-03-18 1997-11-20 Toshiba Kawasaki Kk Masken-rom mit Ersatzspeicherzellen
JPH02105395A (ja) * 1988-10-13 1990-04-17 Nec Corp プログラマブル・リード・オンリー・メモリ
US5673218A (en) * 1996-03-05 1997-09-30 Shepard; Daniel R. Dual-addressed rectifier storage device
US5889694A (en) * 1996-03-05 1999-03-30 Shepard; Daniel R. Dual-addressed rectifier storage device
US6956757B2 (en) * 2000-06-22 2005-10-18 Contour Semiconductor, Inc. Low cost high density rectifier matrix memory
US6567295B2 (en) * 2001-06-05 2003-05-20 Hewlett-Packard Development Company, L.P. Addressing and sensing a cross-point diode memory array
US7813157B2 (en) * 2007-10-29 2010-10-12 Contour Semiconductor, Inc. Non-linear conductor memory
US20090225621A1 (en) * 2008-03-05 2009-09-10 Shepard Daniel R Split decoder storage array and methods of forming the same
WO2009149061A2 (en) * 2008-06-02 2009-12-10 Contour Semiconductor, Inc. Diode decoder array with non-sequential layout and methods of forming the same
US8325556B2 (en) * 2008-10-07 2012-12-04 Contour Semiconductor, Inc. Sequencing decoder circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55146691A (en) * 1979-04-27 1980-11-15 Fujitsu Ltd Semiconductor memory device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4101974A (en) * 1975-12-31 1978-07-18 Motorola, Inc. Personalizable read-only memory
GB1547730A (en) * 1976-12-01 1979-06-27 Raytheon Co Monolithic intergrated circuit memory
US4130889A (en) * 1977-05-02 1978-12-19 Monolithic Memories, Inc. Programmable write-once, read-only semiconductor memory array using SCR current sink and current source devices
JPS5828679B2 (ja) * 1979-04-25 1983-06-17 富士通株式会社 半導体記憶装置の書込み回路

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55146691A (en) * 1979-04-27 1980-11-15 Fujitsu Ltd Semiconductor memory device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60200625A (ja) * 1984-03-26 1985-10-11 Hitachi Ltd デイジタル記録再生装置
JPS62503197A (ja) * 1985-07-09 1987-12-17 モトロ−ラ・インコ−ポレ−テツド プログラマブル固定メモリに適合する行ドライバ回路

Also Published As

Publication number Publication date
GB2089161B (en) 1984-12-05
DE3146542A1 (de) 1982-06-24
GB2089161A (en) 1982-06-16
FR2494887A1 (fr) 1982-05-28
FR2494887B1 (fr) 1987-02-13
JPH0135439B2 (ja) 1989-07-25
US4385368A (en) 1983-05-24

Similar Documents

Publication Publication Date Title
DE3377091D1 (en) Multi-bit-per-cell read only memory circuit
GB2127642B (en) Programmable memory circuit
GB2073488B (en) Electrically erasable programmable read only memory
GB2075256B (en) Thermally programmable semiconductor read only memory
JPS57117189A (en) Programmable read only memory circuit
GB2072903B (en) Memory write error detction circuit
DE3176673D1 (en) Memory security circuit
JPS5730194A (en) Read only memory
DE3176601D1 (en) Semiconductor memory circuit
GB2088103B (en) Memory control circuit
GB2086653B (en) Shorted-junction programmable read only memory semiconductor devices
EP0122564A3 (en) Read only memory
DE3175687D1 (en) Static memory circuit
IE810294L (en) Semiconductor memory circuit
EP0132314A3 (en) Window-addressable memory circuit
DE3279896D1 (en) Memory circuit
GB2109652B (en) Memory circuit
DE3279521D1 (en) Memory circuit
DE3176075D1 (en) Memory circuit having a decoder
EP0060115A3 (en) Memory circuit
JPS5755595A (en) Circuit device for read-only memory
DE3279996D1 (en) Memory circuit
GB2118797B (en) Non-volatile memory circuit
GB2121573B (en) Programmable logic array circuit
EP0091721A3 (en) Read resettable memory circuit