JPS57113261A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS57113261A
JPS57113261A JP55188211A JP18821180A JPS57113261A JP S57113261 A JPS57113261 A JP S57113261A JP 55188211 A JP55188211 A JP 55188211A JP 18821180 A JP18821180 A JP 18821180A JP S57113261 A JPS57113261 A JP S57113261A
Authority
JP
Japan
Prior art keywords
package
integrated circuit
semiconductor integrated
metallic electrode
section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55188211A
Other languages
Japanese (ja)
Inventor
Nobuki Hirayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP55188211A priority Critical patent/JPS57113261A/en
Publication of JPS57113261A publication Critical patent/JPS57113261A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/642Capacitive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To elevate the density of the mounting of an electronic apparatus by buryig a metallic electrode pair separating a dielectric substance to a bottom section in a package and forming a capacitor into the package. CONSTITUTION:The metallic electrodes 15 opposed parting the dielectric substance 14 are set up to a lower section of an island section 16 on which a chip 9 is mounted. The island section 16 forms one metallic electrode, and is normally connected to the minimum potential of a semiconductor integrated circuit. The other metallic electrode 15 is connected to an internal lead given the maximum potential of the semiconductor integrated circuit. Accordingly, the density of the mounting of the electronic apparatus can be increased when using the semiconductor integrated circuit in which the capacitor is shaped into the package.
JP55188211A 1980-12-29 1980-12-29 Semiconductor device Pending JPS57113261A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55188211A JPS57113261A (en) 1980-12-29 1980-12-29 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55188211A JPS57113261A (en) 1980-12-29 1980-12-29 Semiconductor device

Publications (1)

Publication Number Publication Date
JPS57113261A true JPS57113261A (en) 1982-07-14

Family

ID=16219705

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55188211A Pending JPS57113261A (en) 1980-12-29 1980-12-29 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS57113261A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59143355A (en) * 1983-02-04 1984-08-16 Nec Corp Semiconductor integrated circuit device
FR2565032A1 (en) * 1984-05-25 1985-11-29 Inf Milit Spatiale Aeronaut DEVICE FOR DISTRIBUTING ELECTRICAL POTENTIAL AND ELECTRONIC COMPONENT HOUSING INCORPORATING SUCH A DEVICE
US4714952A (en) * 1984-11-01 1987-12-22 Nec Corporation Capacitor built-in integrated circuit packaged unit and process of fabrication thereof

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59143355A (en) * 1983-02-04 1984-08-16 Nec Corp Semiconductor integrated circuit device
FR2565032A1 (en) * 1984-05-25 1985-11-29 Inf Milit Spatiale Aeronaut DEVICE FOR DISTRIBUTING ELECTRICAL POTENTIAL AND ELECTRONIC COMPONENT HOUSING INCORPORATING SUCH A DEVICE
US4714952A (en) * 1984-11-01 1987-12-22 Nec Corporation Capacitor built-in integrated circuit packaged unit and process of fabrication thereof

Similar Documents

Publication Publication Date Title
JPS5731166A (en) Semiconductor device
JPS55140251A (en) Semiconductor device
ES8601629A1 (en) Integrated circuit module and method of making same.
EP0300632A3 (en) Plastic encapsulated integrated circuit package with electrostatic shield
JPS5779652A (en) Resin-sealed semiconductor device
JPS57113261A (en) Semiconductor device
JPS568854A (en) Package for semiconductor device
JPS5791542A (en) High frequency transistor device
JPS5591152A (en) Semiconductor integrated circuit device for ultra high frequency
JPS5521154A (en) Ceramic package
JPS56148857A (en) Semiconductor device
JPS5561046A (en) Packaging device for semiconductor integrated circuit
JPS574147A (en) Semiconductor device and its manufacturing process
JPS5561041A (en) Packaging device for semiconductor integrated circuit
JPS5496366A (en) Semiconductor device
JPS56169355A (en) Semiconductor device
JPS57152149A (en) Package for semiconductor device
JPS5642362A (en) Package for integrated circuit
JPS57118661A (en) Integrated circuit for noise prevention
JPS5732655A (en) Semiconductor integrated circuit device
JPS5561045A (en) Packaging device for semiconductor integrated circuit
JPS6439100A (en) Packaging method of semiconductor integrated circuit
JPS56162858A (en) Semiconductor device
JPS6480058A (en) Semiconductor device
JPS5749259A (en) Ic package containing capacitor