JPS5690343A - Data normalization device - Google Patents
Data normalization deviceInfo
- Publication number
- JPS5690343A JPS5690343A JP16902079A JP16902079A JPS5690343A JP S5690343 A JPS5690343 A JP S5690343A JP 16902079 A JP16902079 A JP 16902079A JP 16902079 A JP16902079 A JP 16902079A JP S5690343 A JPS5690343 A JP S5690343A
- Authority
- JP
- Japan
- Prior art keywords
- shift amount
- data
- mantissa
- circuit
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To execute data normalization processing by 1 machine cycle, by deriving the shift amount of a mantissa data, shifting the mantissa data by the shift amount, and at the same time, adding this shift amount to an exponential part data.
CONSTITUTION: The detection circuit 3 detects the mantissa sign and fraction overflow of the mantissa input data retained in the register 1. The detection circuit 4 detects whether each 4 bits after 8 bit of the mantissa data are all "0" or all "1". The output of both the circuits 3, 4 are provided to the shift amount deciding circuit 5, by which the shift amount is decided. The adder 7 adds the shift amount decided by the circuit 5 to the exponential input data retained in the register 2. As a result of this addition, the exponent overflow and the exponent underflow are detected by the detection circuit 8. On the other hand, the shifting circuit 6 decodes the shift amount of the circuit 5, shifts the input mantissa data, and a normalized data is generated in the register 9 by combining said output bit and the output bit of the adder 7.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16902079A JPS5690343A (en) | 1979-12-25 | 1979-12-25 | Data normalization device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16902079A JPS5690343A (en) | 1979-12-25 | 1979-12-25 | Data normalization device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5690343A true JPS5690343A (en) | 1981-07-22 |
Family
ID=15878834
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16902079A Pending JPS5690343A (en) | 1979-12-25 | 1979-12-25 | Data normalization device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5690343A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6083139A (en) * | 1983-10-13 | 1985-05-11 | Nec Corp | Normalizing circuit of binary-coded decimal number |
JPS63123123A (en) * | 1986-11-12 | 1988-05-26 | Nec Corp | Unnormalized floating point arithmetic unit |
JPS6448125A (en) * | 1987-08-18 | 1989-02-22 | Nec Corp | Normalization requesting circuit for floating-point arithmetic operation |
-
1979
- 1979-12-25 JP JP16902079A patent/JPS5690343A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6083139A (en) * | 1983-10-13 | 1985-05-11 | Nec Corp | Normalizing circuit of binary-coded decimal number |
JPH0366692B2 (en) * | 1983-10-13 | 1991-10-18 | Nippon Electric Co | |
JPS63123123A (en) * | 1986-11-12 | 1988-05-26 | Nec Corp | Unnormalized floating point arithmetic unit |
JPS6448125A (en) * | 1987-08-18 | 1989-02-22 | Nec Corp | Normalization requesting circuit for floating-point arithmetic operation |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5731042A (en) | Multiplaying and dividing circuits | |
JPS54159831A (en) | Adder and subtractor for numbers different in data length using counter circuit | |
JPS5690343A (en) | Data normalization device | |
JPS5330241A (en) | Arithmetic unit | |
KR970016936A (en) | Apparatus and method for determining top digit | |
JPS5663649A (en) | Parallel multiplication apparatus | |
JPS57196351A (en) | Floating point multiplying circuit | |
KR960015200A (en) | Floating-point divider circuits and how to perform division operations | |
JPS57755A (en) | Information processor | |
JPS5624645A (en) | Decimal multiplication system | |
JPS5622140A (en) | Branch control system | |
JPS6133539A (en) | Floating point arithmetic unit | |
JPS60235241A (en) | Floating point adding circuit | |
US6654776B1 (en) | Method and apparatus for computing parallel leading zero count with offset | |
JPS5452945A (en) | Floating decimal point arithmetic control unit | |
JPS5619147A (en) | Multiplication system | |
JPS5687133A (en) | Electronic apparatus | |
JPS5530772A (en) | Division processing unit | |
EP0438962A2 (en) | Method and apparatus for exponent adder | |
JPS53135531A (en) | Data processor | |
JPS5617435A (en) | Dividing circuit device | |
JPS5764864A (en) | Digital arithmetic circuit | |
JPS5599648A (en) | Data processor | |
JPS5694434A (en) | Addition and subtraction control device | |
JPS54162431A (en) | Arithmetic control unit |