JPS5688562A - Control system for parallel execution of linked instruction - Google Patents
Control system for parallel execution of linked instructionInfo
- Publication number
- JPS5688562A JPS5688562A JP16663779A JP16663779A JPS5688562A JP S5688562 A JPS5688562 A JP S5688562A JP 16663779 A JP16663779 A JP 16663779A JP 16663779 A JP16663779 A JP 16663779A JP S5688562 A JPS5688562 A JP S5688562A
- Authority
- JP
- Japan
- Prior art keywords
- element data
- mutually
- linked
- instructions
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
Abstract
PURPOSE:To increase a processing speed by executing linked instruction in parallel by shifting the bank access timing for fetching current element data successively corresponding to the next instruction. CONSTITUTION:So that mutually continuous addresses in vector registers #0VR, #VR... will be positioned at mutually different banks 2-0...2-3, (m) units of vector registers are composed of memory device 1 interleaved into a k-bank memory. On the other hand, the bank access timing for storing sucessively element data X1, X2... of processing results by mutually linked instructions is mutually shifted from that for fetching successively current element data X1, X2... corresponding to the next instructions providing arithmetic by using the element data of the processing results. Consequently, the processing speed is increased by executing linked instructions in parallel only by giving latent time of only several cycles.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16663779A JPS6042985B2 (en) | 1979-12-21 | 1979-12-21 | Parallel execution control method for linked instructions |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16663779A JPS6042985B2 (en) | 1979-12-21 | 1979-12-21 | Parallel execution control method for linked instructions |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5688562A true JPS5688562A (en) | 1981-07-18 |
JPS6042985B2 JPS6042985B2 (en) | 1985-09-26 |
Family
ID=15834966
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16663779A Expired JPS6042985B2 (en) | 1979-12-21 | 1979-12-21 | Parallel execution control method for linked instructions |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6042985B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0367995A2 (en) * | 1988-10-08 | 1990-05-16 | Nec Corporation | Vector data transfer controller |
-
1979
- 1979-12-21 JP JP16663779A patent/JPS6042985B2/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0367995A2 (en) * | 1988-10-08 | 1990-05-16 | Nec Corporation | Vector data transfer controller |
Also Published As
Publication number | Publication date |
---|---|
JPS6042985B2 (en) | 1985-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW345650B (en) | Single-instruction-multiple-data processing using multiple banks of vector registers | |
JPS56149646A (en) | Operation controller | |
JPS5743247A (en) | Information processing equipment | |
JPS6436336A (en) | Calculator system | |
KR880001170B1 (en) | Microprocessor | |
JPS5779557A (en) | Data processor | |
JPS58149541A (en) | Data processing device | |
JPS57114950A (en) | Loop processing system for program controller | |
JPS5688562A (en) | Control system for parallel execution of linked instruction | |
JPS5461851A (en) | Data processing system | |
JPS5688559A (en) | Pipeline arithmetic unit | |
JPS5423343A (en) | Microprogram controller | |
JPS5764860A (en) | Parallel processing system | |
JPS5555490A (en) | Memory control system | |
JPS5797169A (en) | Vector data processing device | |
JPS57109084A (en) | Schedule system for instruction in parallel computer having plural operating devices | |
JPS5491151A (en) | Internal memory control system on array processor | |
JPS54108539A (en) | Virtual memory control system of information processor | |
JPS5727362A (en) | Vector data processor | |
JPS5785148A (en) | Instruction sequence control device | |
JPS5582357A (en) | Information processing unit | |
FR2378313A1 (en) | Microprocessor memory access control system - uses exterior programme counter to process different lengths of instructions | |
JPS5757372A (en) | Pipeline operating device | |
JPS57101945A (en) | Control system of information processor | |
JPS55131850A (en) | Microprogram controller |