JPS5664541A - Asynchronous communication system - Google Patents
Asynchronous communication systemInfo
- Publication number
- JPS5664541A JPS5664541A JP14008079A JP14008079A JPS5664541A JP S5664541 A JPS5664541 A JP S5664541A JP 14008079 A JP14008079 A JP 14008079A JP 14008079 A JP14008079 A JP 14008079A JP S5664541 A JPS5664541 A JP S5664541A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- data
- clock
- counter
- supplied
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/20—Repeater circuits; Relay circuits
- H04L25/24—Relay circuits using discharge tubes or semiconductor devices
- H04L25/242—Relay circuits using discharge tubes or semiconductor devices with retiming
- H04L25/245—Relay circuits using discharge tubes or semiconductor devices with retiming for start-stop signals
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To realize assuredly the setting of the clock for a start-stop synchronous receiving circuit with a simple circuit constitution, by producing the data of 1-bit width at the transmission side and then measuring the time duration at the reception side respectively. CONSTITUTION:The input data having the time duration equivalent to the start bit is supplied through the transmission line 1 and in the form of the received data. This data is sampled through the sampling circuit 2, and the output of this sampling circuit 2 is supplied to the counter 3. Then the clock selection circuit 4 sets the input clock of the start-stop synchronous receiving circuit 5 in a correct way according to the value of the counter 3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14008079A JPS5664541A (en) | 1979-10-30 | 1979-10-30 | Asynchronous communication system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14008079A JPS5664541A (en) | 1979-10-30 | 1979-10-30 | Asynchronous communication system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5664541A true JPS5664541A (en) | 1981-06-01 |
Family
ID=15260488
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14008079A Pending JPS5664541A (en) | 1979-10-30 | 1979-10-30 | Asynchronous communication system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5664541A (en) |
-
1979
- 1979-10-30 JP JP14008079A patent/JPS5664541A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5563166A (en) | Continuous transmission system for picture information | |
ES448469A1 (en) | A system of data transmission in binary series. (Machine-translation by Google Translate, not legally binding) | |
JPS5664541A (en) | Asynchronous communication system | |
JPS5435666A (en) | Timing extraction system | |
EP0108702A3 (en) | Serial to parallel data conversion circuit | |
EP0344736A3 (en) | High-speed synchronous data transfer system | |
SU788411A1 (en) | Phase correcting device | |
JPS5521690A (en) | Timing pick up unit | |
SU965004A1 (en) | Phase start signal recertion device | |
JPS57124951A (en) | Data transmission system | |
JPS5491004A (en) | Data transmission circuit | |
JPS5621453A (en) | Receiving margin confirming system | |
JPS5263655A (en) | Data converting device | |
JPS55120240A (en) | Supervisory signal transmission system | |
JPS53115120A (en) | Intra-office phase synchronous system | |
JPS5537013A (en) | Facsimile device | |
SU633152A1 (en) | Synchronizing arrangement | |
JPS5631247A (en) | Communication system | |
JPS5739639A (en) | Delay type phase correction system | |
JPS5575362A (en) | Transmission system for order monitor control information | |
JPS6465944A (en) | Multiframe synchronization circuit | |
JPS55151833A (en) | Data transmitting device | |
FR2448174A1 (en) | Multifunction data receiver for serial data signals - has pulse duration analyser and shift register for series-parallel conversion onto output bus, or with flip=flop serial output | |
JPS556907A (en) | Nonsynchronous 4-phase modulation system | |
JPS528716A (en) | Synchronous system in simultaneous communication |