JPS5663625A - Timer circuit - Google Patents

Timer circuit

Info

Publication number
JPS5663625A
JPS5663625A JP13775379A JP13775379A JPS5663625A JP S5663625 A JPS5663625 A JP S5663625A JP 13775379 A JP13775379 A JP 13775379A JP 13775379 A JP13775379 A JP 13775379A JP S5663625 A JPS5663625 A JP S5663625A
Authority
JP
Japan
Prior art keywords
control input
timer counting
counting counter
inhibited
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP13775379A
Other languages
Japanese (ja)
Other versions
JPS5944649B2 (en
Inventor
Akio Kawazoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP54137753A priority Critical patent/JPS5944649B2/en
Publication of JPS5663625A publication Critical patent/JPS5663625A/en
Publication of JPS5944649B2 publication Critical patent/JPS5944649B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To easily execute the external read and write control, by inhibiting the passing of a count signal when a control input is inhibited, and outputting the number of pulses which have been halted within the set period, after the control input have been returned.
CONSTITUTION: The synchronizing FF7 is provided between the frequency dividing circuit 2 which divides an output of the reference oscillating circuit 1, and the timer counting counter 3, the output of this synchronizing FF7 selectively inhibits a count signal by a control input in the inhibitive circuit 8, also when the control input is not inhibited by the correcting circuit 9, the count signal is sent to the timer counting counter 3, and also when it is inhibited, it is inhibited to transfer the counter signal to the timer counting counter 3. Furthermore, since it has become possible to output to the timer counting counter 3 the number of pulses whose counting has been stopped in the inhibitive circuit 8 within the prescribed set period, after the control input has been returned; not only a data of the timer counting counter 3 can be read exactly but also the data can be exactly written to the timer counting counter 3.
COPYRIGHT: (C)1981,JPO&Japio
JP54137753A 1979-10-26 1979-10-26 timer circuit Expired JPS5944649B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54137753A JPS5944649B2 (en) 1979-10-26 1979-10-26 timer circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54137753A JPS5944649B2 (en) 1979-10-26 1979-10-26 timer circuit

Publications (2)

Publication Number Publication Date
JPS5663625A true JPS5663625A (en) 1981-05-30
JPS5944649B2 JPS5944649B2 (en) 1984-10-31

Family

ID=15206022

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54137753A Expired JPS5944649B2 (en) 1979-10-26 1979-10-26 timer circuit

Country Status (1)

Country Link
JP (1) JPS5944649B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6267603A (en) * 1985-09-19 1987-03-27 Nec Corp Pulse measuring instrument
JPS62131303A (en) * 1985-12-04 1987-06-13 Nec Corp Pulse counting device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6267603A (en) * 1985-09-19 1987-03-27 Nec Corp Pulse measuring instrument
JPS62131303A (en) * 1985-12-04 1987-06-13 Nec Corp Pulse counting device

Also Published As

Publication number Publication date
JPS5944649B2 (en) 1984-10-31

Similar Documents

Publication Publication Date Title
JPS5394117A (en) Noise elimination circuit for solid state pickup device
JPS53149076A (en) Digital frequency detecting circuit
JPS5663625A (en) Timer circuit
JPS5663628A (en) Data processing device
JPS5630672A (en) Time signal clock
JPS522330A (en) Data processig unit
JPS5258967A (en) Electronic watch
JPS54161819A (en) Digital picture tracking device
JPS5665316A (en) Processor for digital signal
JPS539162A (en) Electronic watch with calendar alarm
JPS5690647A (en) Scrambler circuit
JPS52128028A (en) Universal timing control method of data processing unit
JPS55676A (en) Pulse delay circuit
JPS5286758A (en) High accurate digital delay circuit
JPS542025A (en) Zero suppression system of electronic unit having digital display unit
JPS52140246A (en) Information processing unit
JPS55132986A (en) Digital alarm watch
JPS5674760A (en) Data trace system
JPS5672388A (en) Electronic device with time-caster
JPS56140598A (en) Error control system of memory device
JPS53128372A (en) Time counting and calculating system
CH622397GA3 (en) Electronic timepiece having a date counter
JPS5582325A (en) Unit for writting time onto main memory
JPS5454011A (en) Magnetic memory control device
JPS5495163A (en) Combining circuit for number of pulses