JPS5642491A - Time-division switching system - Google Patents
Time-division switching systemInfo
- Publication number
- JPS5642491A JPS5642491A JP11766679A JP11766679A JPS5642491A JP S5642491 A JPS5642491 A JP S5642491A JP 11766679 A JP11766679 A JP 11766679A JP 11766679 A JP11766679 A JP 11766679A JP S5642491 A JPS5642491 A JP S5642491A
- Authority
- JP
- Japan
- Prior art keywords
- information
- registers
- output
- switching system
- persons
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M3/00—Automatic or semi-automatic exchanges
- H04M3/42—Systems providing special services or facilities to subscribers
- H04M3/56—Arrangements for connecting several subscribers to a common circuit, i.e. affording conference facilities
- H04M3/561—Arrangements for connecting several subscribers to a common circuit, i.e. affording conference facilities by multiplexing
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Abstract
PURPOSE:To obtain a switching system that enables a talk between two persons and among three persons by performing the superposition or alternative logic operation of selected plural inputs. CONSTITUTION:From the input highway, a coded sound signal is extracted by extracting circuits 1 and 2 and the writted in input buffer memories 3 and 4. With information from bus control register 29, selective read circuit 5 reads the contents of memories 3 and 4 and distributes them to arithmetic registers 26 and 27. The outputs of registers 26 and 27 are supplied to logic operating circuit 28 and on the basis of information from bus control register 29, the contents of registers 26 and 27 are superposed mutually or alternatively selected. The output of logic operating circuit 28 is written in output buffers 7 and 8 by writing circuit 6 and this information is inserted into an adequate time slot on the output highway as the coded sound signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11766679A JPS5642491A (en) | 1979-09-12 | 1979-09-12 | Time-division switching system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11766679A JPS5642491A (en) | 1979-09-12 | 1979-09-12 | Time-division switching system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5642491A true JPS5642491A (en) | 1981-04-20 |
Family
ID=14717270
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11766679A Pending JPS5642491A (en) | 1979-09-12 | 1979-09-12 | Time-division switching system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5642491A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58168375A (en) * | 1982-03-15 | 1983-10-04 | エヌ・ベ−・フイリツプス・フル−イランペンフアブリケン | Conference communication connecting method and device |
JPS5957558A (en) * | 1982-06-24 | 1984-04-03 | ウエスターン エレクトリック カムパニー,インコーポレーテッド | Linear time division multiplex conference device |
JPS60213158A (en) * | 1984-04-06 | 1985-10-25 | Nec Corp | Bridge cut off system of digital channel switch |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51203A (en) * | 1974-06-19 | 1976-01-05 | Mitsubishi Electric Corp | TASHATSUWA HOSHIKI |
-
1979
- 1979-09-12 JP JP11766679A patent/JPS5642491A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51203A (en) * | 1974-06-19 | 1976-01-05 | Mitsubishi Electric Corp | TASHATSUWA HOSHIKI |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58168375A (en) * | 1982-03-15 | 1983-10-04 | エヌ・ベ−・フイリツプス・フル−イランペンフアブリケン | Conference communication connecting method and device |
JPH0320946B2 (en) * | 1982-03-15 | 1991-03-20 | Fuiritsupusu Furuuiranpenfuaburiken Nv | |
JPS5957558A (en) * | 1982-06-24 | 1984-04-03 | ウエスターン エレクトリック カムパニー,インコーポレーテッド | Linear time division multiplex conference device |
JPS60213158A (en) * | 1984-04-06 | 1985-10-25 | Nec Corp | Bridge cut off system of digital channel switch |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1195268A (en) | A Computer System | |
EP0411747A3 (en) | Multiple instruction decoder | |
JPS5642491A (en) | Time-division switching system | |
JPS6471338A (en) | Circuit device for evaluating control signal | |
TW332267B (en) | Batch circuit for plug/play in peripheral component interconnect bus | |
JPS56156978A (en) | Memory control system | |
JPS5247342A (en) | Real time simulation system of input/output unit | |
JPS54100235A (en) | Diagnosis system for channel interface circuit | |
SU694855A1 (en) | Data input device | |
JPS5532129A (en) | Display system for calendar information | |
JPS55118292A (en) | Data processing system | |
JPS6486271A (en) | Accumulator | |
JPS5552594A (en) | Integrated-circuit for register | |
JPS54151333A (en) | Memory system | |
JPS6413621A (en) | Register selecting circuit | |
JPS563486A (en) | Magnetic bubble memory control system | |
JPS56157523A (en) | Display control system | |
JPS6478360A (en) | Information processor | |
JPS54114927A (en) | Current consumption reduction system for memory unit | |
JPS641075A (en) | Picture processor | |
JPS56101247A (en) | Audio output device | |
JPS5633723A (en) | Data buffer control system | |
JPS5696369A (en) | Vector element conversion processing system | |
SU1487702A1 (en) | DATA PROCESSING SYSTEM | |
JPS52135208A (en) | Writing system of number group |