JPS5629749A - Microprogram control device - Google Patents

Microprogram control device

Info

Publication number
JPS5629749A
JPS5629749A JP10578579A JP10578579A JPS5629749A JP S5629749 A JPS5629749 A JP S5629749A JP 10578579 A JP10578579 A JP 10578579A JP 10578579 A JP10578579 A JP 10578579A JP S5629749 A JPS5629749 A JP S5629749A
Authority
JP
Japan
Prior art keywords
instruction
rwm
rom
signal
satisfied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10578579A
Other languages
Japanese (ja)
Inventor
Yutaka Fujii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP10578579A priority Critical patent/JPS5629749A/en
Publication of JPS5629749A publication Critical patent/JPS5629749A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To realize an effective application of the memory, by reading the microprogram μPG instruction out of the ROM side and then using the data at the RWM side respectively in case the PG is read out for the address overlapped to the ROM and the rewritable memory RWM.
CONSTITUTION: The output of 16 bits supplied from the address register 1 is supplied to the ROM/RWM selection signal generating circuit 3 as well as to the ROM5 and RWM6 of the memory part 4. The circuit 3 generates the ROM/RWM selection signal 10 by the detection signal which detects whether the several bits of the address have satisfied the specified conditions plus the signal 9 under reading the μ instruction and supplied from the timing control part 2. When the specified conditions are satisfied with reading the μ instruction, the μ instruction is fetched from the ROM5 and by the signal 10. And in case the specified conditions are satisfied but no μ instruction is being read, the read/write of the data is carried out to the RWM6 by the signal 10. And when the specified conditions are not satisfied, the read/write of the data and the μ instruction is carried out to the RWM6 by the signal 10. As a result, the unused region can be eliminated for both the ROM and RWM with more reduced quantity of the hardware.
COPYRIGHT: (C)1981,JPO&Japio
JP10578579A 1979-08-20 1979-08-20 Microprogram control device Pending JPS5629749A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10578579A JPS5629749A (en) 1979-08-20 1979-08-20 Microprogram control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10578579A JPS5629749A (en) 1979-08-20 1979-08-20 Microprogram control device

Publications (1)

Publication Number Publication Date
JPS5629749A true JPS5629749A (en) 1981-03-25

Family

ID=14416787

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10578579A Pending JPS5629749A (en) 1979-08-20 1979-08-20 Microprogram control device

Country Status (1)

Country Link
JP (1) JPS5629749A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS513538A (en) * 1974-06-27 1976-01-13 Tokyo Shibaura Electric Co
JPS5126424A (en) * 1974-08-29 1976-03-04 Tokyo Shibaura Electric Co KIOKUSEIGYO SOCHI
JPS5222449A (en) * 1975-08-13 1977-02-19 Hitachi Ltd Microprocessor

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS513538A (en) * 1974-06-27 1976-01-13 Tokyo Shibaura Electric Co
JPS5126424A (en) * 1974-08-29 1976-03-04 Tokyo Shibaura Electric Co KIOKUSEIGYO SOCHI
JPS5222449A (en) * 1975-08-13 1977-02-19 Hitachi Ltd Microprocessor

Similar Documents

Publication Publication Date Title
JPS5530730A (en) Data processor
JPS55154635A (en) Data processor
JPS55134442A (en) Data transfer unit
JPS5629749A (en) Microprogram control device
JPS5318925A (en) Memory control unit
JPS5452936A (en) Memroy processor
JPS55124806A (en) Sequencing circuit of microcomputer
JPS563485A (en) Buffer memory device
JPS5578365A (en) Memory control unit
JPS5621251A (en) Retrial control system
JPS5552598A (en) Data processor
JPS5614353A (en) Control clock switching system
JPS5640956A (en) Microprogram control unit
JPS51142939A (en) Data processor
JPS5510673A (en) Microprogram control data processor
JPS5690345A (en) External register write system
JPS567126A (en) Initializing system
JPS5544674A (en) Microprogram control unit
JPS5619148A (en) Content correction system for read only memory unit
JPS51131237A (en) Electronic register
JPS5520556A (en) Control system for interruption of microprogram
JPS5687153A (en) Controller for auxiliary memory
JPS52101938A (en) Microprogram control device
JPS54152831A (en) Microprogram control system
JPS53141008A (en) Digital signal processor